代码搜索:visual basic

找到约 10,000 项符合「visual basic」的源代码

代码结果 10,000
www.eeworm.com/read/271572/4227962

h gui_basic.h

/**************************************************************************************** * 文件名:GUI_BASIC.H * 功能:GUI基本画图函数。 * 说明: ******************************************************************
www.eeworm.com/read/271572/4227965

c gui_basic.c

/**************************************************************************************** * 文件名:GUI_BASIC.C * 功能:GUI基本绘图函数。进行基本绘图运算,并调用相应的刷新程序更新LCD显示。 * 作者:黄绍斌 * 日期:2004.02.26 * 备注:图形操作层,进行各种图形运算
www.eeworm.com/read/270401/4239277

drl basic_binding.drl

package org.drools.test; import org.drools.Cheese; rule "like cheddar" when Cheese( $type:type ) then System.out.println("I like " + $type); end
www.eeworm.com/read/269205/4247009

edf ram_basic.edf

(edif ram_basic (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0)) (status (written (timeStamp 2006 3 8 21 20 9) (author "Synplicity, Inc.") (program
www.eeworm.com/read/269205/4247010

msg ram_basic.msg

@TM:1136910347 @N: FX164 :"":0:0:0:-1|The option to pack flops in the IOB has not been specified @N: MT195 :"":0:0:0:-1|This timing report estimates place and route data. Please look at the place a
www.eeworm.com/read/269205/4247011

plg ram_basic.plg

@P: Worst Slack : -0.480 @P: ram_basic|clk - Estimated Frequency : 312.8 MHz @P: ram_basic|clk - Requested Frequency : 368.0 MHz @P: ram_basic|clk - Estimated Period : 3.197 @P: ram_basic|clk
www.eeworm.com/read/269205/4247013

srm ram_basic.srm

@E"VRMNFMl;C"RHyVDjCR "VROC:\8#N\$DMbH0OH$b\VoUN_4H\DLH\GDGHM\HkM#3HlPR";yDVHC R4VOR":s\b[G\CNDlbC--c4sd\NLl_NO#H\lsN_#LNHPO3"y;RVCHDRe. h qvRh'zQApQ3 w73Qu)vR';yHRPCHIR8 Rjevhq IR'F3s s_NlLHN#OC3
www.eeworm.com/read/269205/4247015

tlg ram_basic.tlg

Selecting top level module ram_basic @N:"C:\prj\Example-4-13\ram_basic\ram_basic.v":1:7:1:15|Synthesizing module ram_basic @N: CL134 :"C:\prj\Example-4-13\ram_basic\ram_basic.v":13:5:13:10|Found R
www.eeworm.com/read/269205/4247017

ncf ram_basic.ncf

# # Constraints generated by Synplify Pro 8.1.0, Build 540R # # Period Constraints #Begin clock constraints NET "clk" TNM_NET = "clk"; TIMESPEC "TS_clk" = PERIOD "clk" 2.717 ns HIGH 50.00%;
www.eeworm.com/read/269205/4247018

vif ram_basic.vif

# # Synplicity Verification Interface File # Generated using Synplify-pro # # Copyright (c) 1996-2005 Synplicity, Inc. # All rights reserved # # Set logfile options vif_set_result_file ram_