代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/307020/13733059
v lfsr.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: lfsr.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//**************************************************
www.eeworm.com/read/307020/13733065
v case3.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: case3.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//************************************************
www.eeworm.com/read/307020/13733078
v fir_srg.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: fir_srg.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//**********************************************
www.eeworm.com/read/307020/13733096
v lfsr.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: lfsr.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//**************************************************
www.eeworm.com/read/307020/13733113
v case3.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: case3.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//************************************************
www.eeworm.com/read/307020/13733140
v fir_srg.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: fir_srg.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//**********************************************
www.eeworm.com/read/306604/13741301
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity glbl is
generic(
roc_width : integer := 100000;
toc_width : integer := 0
);
end glbl;
www.eeworm.com/read/306604/13741307
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity front is
port(
clk_5m : in vl_logic;
rst : in vl_logic;
nd : in vl_logic;
www.eeworm.com/read/306604/13741322
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity pingpang is
port(
clk_5m : in vl_logic;
rst : in vl_logic;
nd : in vl_logic;
www.eeworm.com/read/306496/13743582
vcd dump.vcd
$date
Mon Jul 24 20:52:49 2006
$end
$version
Icarus Verilog
$end
$timescale
10ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 4 " ins_len[3:0] $end
$var reg 8 # ip_n