代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/452945/7428885
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity Processor is
port(
clk : in vl_logic;
reset : in vl_logic;
IorD : in vl_logic
www.eeworm.com/read/452945/7428888
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity controller is
port(
clk : in vl_logic;
reset : in vl_logic;
op : in vl_logi
www.eeworm.com/read/452945/7428900
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity add is
port(
srca : in vl_logic_vector(31 downto 0);
srcb : in vl_logic_vector(31 downto 0);
www.eeworm.com/read/452945/7428909
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity mux4 is
generic(
WIDTH : integer := 8
);
port(
data0 : in vl_logic_vector;
data1
www.eeworm.com/read/452945/7428921
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity datapath is
port(
clk : in vl_logic;
reset : in vl_logic;
memtoreg : in vl_logic;
www.eeworm.com/read/452945/7428924
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity mux3 is
generic(
WIDTH : integer := 8
);
port(
data0 : in vl_logic_vector;
data1
www.eeworm.com/read/447899/7544322
qmsg ps2.fit.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0}
{ "I
www.eeworm.com/read/445908/7588208
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity Test is
generic(
PERIOD : integer := 10;
DUTY_CYCLE : real := 0.500000;
OFFSET : integer := 20
www.eeworm.com/read/443860/7621451
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity can_testbench is
generic(
tp : integer := 1;
brp : integer := 4
);
end can_testbench;
www.eeworm.com/read/436490/7769256
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity fft_fun_tbw_v is
end fft_fun_tbw_v;