代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/469049/6984333
rpt cpu_test.map.rpt
Analysis & Synthesis report for cpu_test
Fri May 01 10:49:04 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version
---------------------
; Table of Contents ;
---------------------
www.eeworm.com/read/331756/12810764
qmsg net_1c6_911.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0}
{ "I
www.eeworm.com/read/303286/13818868
smsg i2c.map.smsg
Warning (10273): Verilog HDL warning at i2c_tbuf.v(76): extended using "x" or "z"
www.eeworm.com/read/134574/5892037
tcl open_files.tcl
read {"E:/TOOLS/Verilog_code/timing/hdl/intra_assignment.v"} -work timing
www.eeworm.com/read/224733/14570573
smsg freq2.map.smsg
Warning (10273): Verilog HDL warning at DC_Count.v(54): extended using "x" or "z"
www.eeworm.com/read/369387/9650896
smsg uart_tran.map.smsg
Warning (10273): Verilog HDL warning at uart_tran.v(31): extended using "x" or "z"
www.eeworm.com/read/290434/8483200
kdh verilog-hdl讲座 第七讲 用verilog-hdl做cpld设计—组合逻辑电路的实现.kdh
www.eeworm.com/read/192379/8384459
pdf 第二章 verilog hdl设计方法概述.pdf
www.eeworm.com/read/290690/8466920
pdf verilog hdl synthesis a practical primer(chap1-2).pdf
www.eeworm.com/read/389296/8534352