代码搜索：testbench

找到约 2,392 项符合「testbench」的源代码

代码结果 2,392
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/149028/12408768

vhd 33_simu.vhd

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·
www.eeworm.com/read/17937/767650

tf mul4_1_case_tb.tf

module testbench(); // Inputs reg [1:0] s; reg [3:0] i; // Outputs wire y; // Instantiate the UUT mul4_1_if uut ( .y(y), .s(s), .i(i)
·
www.eeworm.com/read/17937/767658

tf bcdadder4_tb.tf

module testbench(); // Inputs reg Cin; reg [3:0] A; reg [3:0] B; // Outputs wire [3:0] S; wire Cout; // Instantiate the UUT BCDadder4 uut ( .S(S),
·
www.eeworm.com/read/17937/767672

tf comp4_if_tb.tf

module testbench(); // Inputs reg [3:0] a; reg [3:0] b; // Outputs wire eq, gt, lt; // Instantiate the UUT comp4_if comp4 ( .eq(eq), .gt(gt),
·
www.eeworm.com/read/17937/767689

tf mul4_1_if_tb.tf

module testbench(); // Inputs reg [1:0] s; reg [3:0] i; // Outputs wire y; // Instantiate the UUT mul4_1_if uut ( .y(y), .s(s), .i(i)
·
www.eeworm.com/read/32453/1034378

100vhdl+

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·
www.eeworm.com/read/39713/1135091

100vhdl+

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·
www.eeworm.com/read/487718/1235075

vhd 33_simu.vhd

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·
www.eeworm.com/read/480257/1320652

do makehex.do

# This automatically creates the Hex Files assuming testbench etc is compiled quietly set vlog 0 if { [ file exists vlog.do ] } {quietly set vlog 1 } if { $vlog == 0 } { vsim COREABC_L
·
www.eeworm.com/read/456726/1602722

vhd 33_simu.vhd

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·