代码搜索:std

找到约 10,000 项符合「std」的源代码

代码结果 10,000
www.eeworm.com/read/103567/15728936

vhd ddr_data_path.vhd

-- -- LOGIC CORE: DDR Data Path Module -- MODULE NAME: ddr_data_path() -- COMPANY: Northwest Logic, Inc. -- www.nwlogic.com -- -- R
www.eeworm.com/read/102471/15780247

vhd sdrm_timing_tb.vhd

library ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_arith.all; use std.textio.all; library unisim; use unisim.vcomponents.all; USE work.ihdlutil.all; USE work.vrlgutil.all; USE std.textio.
www.eeworm.com/read/102471/15780265

vhd sdrm_functional_tb.vhd

library ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_arith.all; use std.textio.all; library unisim; use unisim.vcomponents.all; USE work.ihdlutil.all; USE work.vrlgutil.all; USE std.textio.a
www.eeworm.com/read/101952/15796368

vhd alumux_.vhd

------------------------------------------------------------------------------- -- -- -- X X XXXXXX XXXXXX
www.eeworm.com/read/101952/15796381

vhd mc8051_alu_.vhd

------------------------------------------------------------------------------- -- -- -- X X XXXXXX XXXXXX
www.eeworm.com/read/101952/15796385

vhd mc8051_siu_.vhd

------------------------------------------------------------------------------- -- -- -- X X XXXXXX XXXXXX
www.eeworm.com/read/215561/15057326

vhd pwmnios.vhd

--megafunction wizard: %Altera SOPC Builder% --GENERATION: STANDARD --VERSION: WM1.0 --Legal Notice: (C)2005 Altera Corporation. All rights reserved. Your --use of Altera Corporation's design
www.eeworm.com/read/390148/8481889

vhd dac5662_clock.vhd

-- ########################################################################### -- Module: DAC_CLOCK -- Description: -- This module generates low frequency clock for DAC control. -- Designed b
www.eeworm.com/read/433021/8551987

vhd 八位无符号乘法器.vhd

--8-bit Unsigned Multiplier library IEEE; use IEEE.Std_logic_1164.all; use IEEE.Std_logic_unsigned.all; entity MUL8X8 is port(A, B : in Std_logic_vector(7 downto 0); PROD : out Std_logic_
www.eeworm.com/read/426972/8988352

vhd gh_fifo_async_rrd_sr_wf.vhd

--------------------------------------------------------------------- -- Filename: gh_fifo_async_rrd_sr_wf.vhd -- -- -- Description: -- an Asynchronous FIFO, -- using "Style #2" gray co