代码搜索:combinatorial
找到约 224 项符合「combinatorial」的源代码
代码结果 224
www.eeworm.com/read/167058/9982794
bgn seg.bgn
Release 8.1i - Bitgen I.24
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
Loading device for application Rf_Device from file '2v1000.nph' in environment
D:\Xilinx.
"seg" is an NCD, ver
www.eeworm.com/read/167058/9982798
drc seg.drc
WARNING:PhysDesignRules:372 - Gated clock. Clock net minute10 is sourced by a
combinatorial pin. This is not good design practice. Use the CE pin to
control the loading of data into the flip-f
www.eeworm.com/read/167052/9983165
drc top.drc
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net u1_ramclk is sourced
by a combinatorial pin. This is not good design practice. Use the CE pin to
control the loading of data into the
www.eeworm.com/read/464438/7158400
drc top_fpga_demo.drc
WARNING:PhysDesignRules:372 - Gated clock. Clock net u8/_n0001 is sourced by a
combinatorial pin. This is not good design practice. Use the CE pin to
control the loading of data into the flip-
www.eeworm.com/read/464438/7158476
drc demo_all.drc
WARNING:PhysDesignRules:372 - Gated clock. Clock net u1/u3/PreCLK is sourced by
a combinatorial pin. This is not good design practice. Use the CE pin to
control the loading of data into the fl
www.eeworm.com/read/464438/7158890
bgn demo_all.bgn
Release 7.1.01i - Bitgen H.39
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
Loading device for application Rf_Device from file '2s100e.nph' in environment
E:/Program/EDA/Xilinx.
"demo
www.eeworm.com/read/445908/7588225
bgn emif_com.bgn
Release 9.1i - Bitgen J.30
Copyright (c) 1995-2007 Xilinx, Inc. All rights reserved.
Loading device for application Rf_Device from file 'v200.nph' in environment
D:\EDA\Xilinx91i.
"EMIF_COM" is a