代码搜索结果

library verilog; use verilog.vl_types.all; entity leg_rf is port( raddra : in vl_logic_vector(4 downto 0); raddrb : in vl_logic_vector(4 downto 0);

library verilog; use verilog.vl_types.all; entity ddr_control_interface is port( clk : in vl_logic; reset_n : in vl_logic; cmd : in

//* This automatically generated file is a part of Verilog testbench. //* This file was generated by Active-HDL 4.2 (TB_verilog v.1.1). //* Copyright (C) ALDEC Inc. //* This Verilog file contai

+libext+.v +access+wr +mess +incdir+../../../rtl/verilog +tcl+../bin/sim.tcl -y ../../../rtl/verilog ../../../bench/verilog/uart_test.v //+gui

verilog work ../rtl/ddr2_32Mx32.v verilog work ../rtl/ddr2_32Mx32_cal_ctl_0.v verilog work ../rtl/ddr2_32Mx32_cal_top.v verilog work ../rtl/ddr2_32Mx32_clk_dcm.v verilog work ../rtl/ddr2

verilog work ../rtl/ddr2_32Mx32.v verilog work ../rtl/ddr2_32Mx32_addr_gen_0.v verilog work ../rtl/ddr2_32Mx32_cal_ctl_0.v verilog work ../rtl/ddr2_32Mx32_cal_top.v verilog work ../rtl/d

CommandLine c:\Xilinx\10.1\ISE\bin\nt\unwrapped\xst.exe -ise C:/filter_verilog/filter_verilog.ise -intstyle ise -ifn C:/filter_verilog/FIR_filter.xst -ofn C:/filter_verilog/FIR_filter.syr -finalclean

/********************************************************************************** * * * This verilog file is a part

verilog.v

verilog.v