代码搜索结果
找到约 10,000 项符合
Verilog 的代码
run
verilog res_acs.v res_stage.v MS_res_ACS1_0.v MS_res_ACS1_1.v MS_res_ACS2_0.v \
MS_res_ACS2_1.v MS_res_stage.v backtrack.v \
acs1_0.v acs1_1.v acs2_0.v acs2_1.v stage.v block.v decoder
comp_po3.dc
###############################################################################
#
# Actual Synthesis Script
#
# This script does the actual synthesis
#
# Author: Rudolf Usselmann
# rudi@asics.
spectrum.tcl
# Helper function
proc renoir_eval {x} {
if {[string length [info commands exemplar_eval]] != 0} {
exemplar_eval ""
} else {
eval ""
}
}
puts "Info: Renoir Synthesis r
内容简介.txt
本书简要介绍了<mark>Verilog</mark>硬件描述语言的基础知识，包括语言的基本内容和基本结构 ，以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例，帮助读者掌握语言本身和建模方法，对实际数字系统设计也很有帮助。本书是<mark>Verilog</mark> HDL的初级读本，适用于作为计算机、电子、电气及自控等专业相关课程的教材，也可供有关的科研人员作为参考书。
...
block.qsf
# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity b_task is
port(
clk_2_5m : in vl_logic;
rst : in vl_logic;
nd_b : in vl_logic;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity router_dft is
port(
reqin_east : in vl_logic;
din_east : in vl_logic_vector(33 downto 0);
ackout_east
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity crossbar5x5 is
port(
reqin_east : in vl_logic;
din_east : in vl_logic_vector(33 downto 0);
ackout_east
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity machine is
generic(
HLT : integer := 0;
SKZ : integer := 1;
ADD : integer := 2;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity counter is
port(
pc_addr : out vl_logic_vector(12 downto 0);
ir_addr : in vl_logic_vector(12 downto 0);