代码搜索结果

library verilog; use verilog.vl_types.all; entity mux6 is port( in1 : in vl_logic_vector(5 downto 0); in2 : in vl_logic_vector(5 downto 0);

library verilog; use verilog.vl_types.all; entity cla6 is port( cout : out vl_logic_vector(5 downto 0); c_overflow : out vl_logic; p : i

library verilog; use verilog.vl_types.all; entity adder5 is port( s : out vl_logic_vector(4 downto 0); co : out vl_logic; a :

# Copyright (C) 1991-2008 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

Version 7.1 Build 156 04/30/2007 SJ Web Edition 11 853 OFF OFF OFF OFF ON ON ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths

version 3 u:\pdrive_labs\en518_2007\pwm\cntr4.v cntr4 VERILOG VERILOG test_cntr4.xwv Clocked - - 5000000000 ns GSR:false PRLD:false 100000000 CLOCK_LIST_BEGIN clock 100000000 10000000

library verilog; use verilog.vl_types.all; entity Multiplexer_5ch is generic( word_size : integer := 16 ); port( mux_out : out vl_logic_vector; dat

library verilog; use verilog.vl_types.all; entity Clock_Unit is generic( delay : integer := 0; half_cycle : integer := 10 ); port( clock :

library verilog; use verilog.vl_types.all; entity D_flop is port( data_out : out vl_logic; data_in : in vl_logic; load : in vl_logic;

library verilog; use verilog.vl_types.all; entity RISC_SPM is generic( word_size : integer := 16; Sel1_size : integer := 3; Sel2_size : integer := 2 )