代码搜索结果

Host command: C:\PROGRA~1\CDS\TOOLS\BIN\VERILOG.EXE Command arguments: read_test_vector_test.v Verilog_XL_Turbo_NT 2.6.9 log file created Dec 2, 1998 19:36:35 Verilog_XL_Turbo_NT 2.6.9 D

/********************************************************************** * $read_test_vector example -- Verilog HDL test bench. * * Verilog test bench to test the $read_test_vector PLI applicatio

Host command: C:\PROGRA~1\CDS\TOOLS\BIN\VERILOG.EXE Command arguments: my_monitor_test.v Verilog_XL_Turbo_NT 2.6.9 log file created Dec 3, 1998 12:23:34 Verilog_XL_Turbo_NT 2.6.9 Dec 3,

# # sample NMAKE makefile to make libvpi.dll with VisualC++ on Windows # see windows.txt for more details. # SOURCES = \ pow_vpi.c \ vpi_user_XL.c OBJS = $(SOURCES:.c=.

library verilog; use verilog.vl_types.all; entity glbl is generic( roc_width : integer := 100000; toc_width : integer := 0 ); end glbl;

library verilog; use verilog.vl_types.all; entity glbl is generic( roc_width : integer := 100000; toc_width : integer := 0 ); end glbl;

verilog work i2c_master_bit_ctrl.v verilog work i2c_master_byte_ctrl.v verilog work i2c_master_top.v

m255 13 cModel Technology dF:\verilog\test vadd16_adv V4dz0JaRf@cekdLhK`37ak3 r1 31 I5deHiN3A`:0hD3>20hni=2 dF:\verilog\add16_adv w1198087934 FF:/verilog/add16_adv/add16_adv.v L0 3 OE;L;6.2b;35 o-wo

library verilog; use verilog.vl_types.all; entity add16_adv is port( vA : in vl_logic_vector(15 downto 0); vB : in vl_logic_vector(15 downto 0);

library verilog; use verilog.vl_types.all; entity AOI_5_CA0 is port( y_out : out vl_logic; x_in1 : in vl_logic; x_in2 : in vl_logic