代码搜索结果

library verilog; use verilog.vl_types.all; entity sum5 is port( s : out vl_logic_vector(4 downto 0); p : in vl_logic_vector(4 downto 0);

library verilog; use verilog.vl_types.all; entity decoder is port( \in\ : in vl_logic_vector(31 downto 0); sel : in vl_logic; o0

library verilog; use verilog.vl_types.all; entity bitwise_xor is port( in1 : in vl_logic_vector(31 downto 0); in2 : in vl_logic_vector(31 downto 0);

library verilog; use verilog.vl_types.all; entity mux2 is port( i0 : in vl_logic_vector(31 downto 0); i1 : in vl_logic_vector(31 downto 0);

library verilog; use verilog.vl_types.all; entity mux6_1 is port( in2 : in vl_logic; in3 : in vl_logic; in4 : in vl_logic;

library verilog; use verilog.vl_types.all; entity mux4 is port( i0 : in vl_logic_vector(31 downto 0); i1 : in vl_logic_vector(31 downto 0);

library verilog; use verilog.vl_types.all; entity csa is port( A : in vl_logic_vector(31 downto 0); B : in vl_logic_vector(31 downto 0);

library verilog; use verilog.vl_types.all; entity arm7 is port( nOPC : out vl_logic; nCPI : out vl_logic; CPA : in vl_logic;

library verilog; use verilog.vl_types.all; entity sum6 is port( s : out vl_logic_vector(5 downto 0); p : in vl_logic_vector(5 downto 0);

library verilog; use verilog.vl_types.all; entity add4 is port( \in\ : in vl_logic_vector(31 downto 0); \out\ : out vl_logic_vector(31 downto 0) );