代码搜索结果
找到约 10,000 项符合
VHDL 的代码
clock_my.fld
E:/altera/quartus42/my_vhdl/zhuangtai/db/CLOCK_MY.quartus_db
CLOCK_MY
yang
V1
hdpdeps.ref
V1 28
FL E:/aa/ctrl.vhdl 2008/10/31.15:10:16
FL E:/aa/bps.vhdl 2008/10/31.13:43:10
FL d:/xilinxise6.2/aa/rev.vhdl 2008/10/29.23:49:04
FL D:/aa/bps.vhdl 2008/10/31.00:04:36
FL F:/aa/ctrl.vhdl 2008
dzxs.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:
codelock.qsf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any
makefile
# $Id: Makefile,v 1.1.1.1 2005/01/04 02:05:56 arif_endro Exp $
#
all :
vasy -V -o bench.vhdl
verilog :
vasy -V -v -o bench.vhdl
clean_vhd :
rm -v -f *.vhd
clean_v :
rm -v -f *.v
clea
makefile
# [20041030]
# * initial write
# * changing structural
# Makefile for this directory
all : fm
# vasy -V nco.vhdl
# vasy -V rom.vhdl
# vasy -V addacc.vhdl
# verilog :
# vasy -V -v nco.
makefile
# $Id: Makefile,v 1.1.1.1 2005/01/04 02:06:00 arif_endro Exp $
#
all :
vasy -V -o bench.vhdl
verilog :
vasy -V -v -o bench.vhdl
clean_vhd :
rm -v -f *.vhd
clean_v :
rm -v -f *.v
cle
heartbeat.qsf
# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
music.map.rpt
Analysis & Synthesis report for music
Mon Jan 14 09:36:44 2008
Version 6.0 Build 178 04/27/2006 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal N
a6850.qsf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any