代码搜索结果

# Copyright (C) 1991-2004 Altera Corporation # Any megafunction design, and related netlist (encrypted or decrypted), # support information, device programming or simulation file, and any oth

SetActiveLib -work comp -include "$DSN\src\mt48lc2m32b2_2.vhd" comp -include "$DSN\src\SDR_CTRL.vhd" comp -include "$DSN\src\SDRAM_32.vhd" comp -include "$DSN\src\sdram_top.vhd" comp -include

此为实验四 分频电路与12归1电路设计例程： 1、twelveto1为12归1 AHDL 电路参考程序。 2、twelveto1v为12归1 VHDL电路参考程序。 其中时钟输入inclk\finclk为芯片P183脚（50M），显示输出outputa0--outputa6分别对应芯片p168、p167、p166、p164、p163、p162、p161脚,outputbo--outpu

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Runni

# Copyright (C) 1991-2004 Altera Corporation # Any megafunction design, and related netlist (encrypted or decrypted), # support information, device programming or simulation file, and any oth

# Copyright (C) 1991-2004 Altera Corporation # Any megafunction design, and related netlist (encrypted or decrypted), # support information, device programming or simulation file, and any oth

# Copyright (C) 1991-2004 Altera Corporation # Any megafunction design, and related netlist (encrypted or decrypted), # support information, device programming or simulation file, and any oth

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any

m255 cModel Technology Builtin Library 13 dD:\qa\patch6_2\nightly\master\modeltech Pmath_complex DP work math_real zjAF7SKfg_RPI0GT^n1N`1 OL;C;6.2b;35 31 b1 M1 work math_real OP;C;6.2b;35 d. F$MODEL_