代码搜索结果

Please wait until document has finished loading (reload) [Donate] library ieee; use ieee.std_logic_1164.all; use work.config.all; use work.memdef.all; use work.armpmodel.all; use work.a

library ieee; use ieee.std_logic_1164.all; use work.corelib.all; -- PREFIX: aco_xxx package armcoproc is -- locking>|< -- +---------+---------+

sch2vhdl -family spartan3 -flat -suppress -w bcd_7seg_sch.sch bcd_7seg_sch.vhf xst -intstyle ise -ifn __projnav/bcd_7seg_sch.xst -ofn bcd_7seg_sch.syr

# Xilinx CORE Generator 6.3i # User = Administrator Initializing default project... Loading plug-ins... All runtime messages will be recorded in G:\vijay_FPGA_LAB\bcd_cntr\coregen.log # busformat

# Xilinx CORE Generator 6.3i # User = Administrator Initializing default project... Loading plug-ins... All runtime messages will be recorded in G:\vijay_FPGA_LAB\4bit_alu\coregen.log # busformat

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any