代码搜索结果

# Xilinx CORE Generator 6.1i # User = 刘韬 Initializing default project... Loading plug-ins... All runtime messages will be recorded in E:\program\FPGA_PROGRAM\FOR_FPGA\vga_lcd\vga\coregen.log # bu

AR ps2 ps2_arch E:/Cindy/working/UE_EXTBOARD/SP3/VHDL/PS2/ps2.vhd sub00/vhpl01 1140592057 EN ps2 NULL E:/Cindy/working/UE_EXTBOARD/SP3/VHDL/PS2/ps2.vhd sub00/vhpl00 1140592056

V2 3 FL E:/Cindy/working/UE_EXTBOARD/SP3/VHDL/PS2/ps2.vhd 2006/02/22.15:03:18 H.42 EN work/PS2 1140592056 FL E:/Cindy/working/UE_EXTBOARD/SP3/VHDL/PS2/ps2.vhd \ PB ieee/STD_LOGIC_

前 言 前 言 本书是作为数字系统的入门课程的教科书而设计的，适用于电子工程、计算机工程和计算机科学的学生。写作本书的目的是为此学科的讲授提供一个新的模式，该模式覆盖了传统的论题，但同时也集成了现代技术，为学生提供了现代数字设计在现实世界中的观察点。 论题的覆盖范围 浏览目录可见本书包含了“常规”的题目。但是，本书也重点讨论了几个 ...

## NOTE: Do not edit this file. ## Autogenerated by ProjNav (creatfdo.tcl) on Mon Dec 18 22:41:02 中国标准时间 2006 ## vlib work vcom -93 -explicit free_change.vhdl vcom -93 -explicit freq_change.vh

m255 cModel Technology Builtin Library 13 dD:\qa\patch6_2\nightly\master\modeltech Pstandard OL;C;6.2b;35 31 OP;C;6.2b;35 d. F$MODEL_TECH/../vhdl_src/std/standard.vhd l0 L8 V9SL6g`:IK^4S07MiOU]DY2 OE

Release 8.2i - netgen I.31 Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved. Command Line: netgen -intstyle ise -s 5 -pcf ClockDiv.pcf -rpw 100 -tpw 0 -ar Structure -tm ClockDiv -w -dir net

Release 8.2i - netgen I.31 Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved. Command Line: netgen -intstyle ise -s 5 -pcf ClockDiv.pcf -rpw 100 -tpw 0 -ar Structure -tm ClockDiv -w -dir net

m255 cModel Technology Builtin Library 13 dD:\qa\patch6_2\nightly\master\modeltech Pstandard OL;C;6.2b;35 31 OP;C;6.2b;35 d. F$MODEL_TECH/../vhdl_src/std/standard.vhd l0 L8 V9SL6g`:IK^4S07MiOU]DY2 OE

m255 cModel Technology Builtin Library 13 dD:\qa\patch6_2\nightly\master\modeltech Pstandard OL;C;6.2b;35 31 OP;C;6.2b;35 d. F$MODEL_TECH/../vhdl_src/std/standard.vhd l0 L8 V9SL6g`:IK^4S07MiOU]DY2 OE