代码搜索：VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/373538/9450852

qsf total.qsf

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any
·
www.eeworm.com/read/175328/9552102

npl s3demo.npl

JDF G // Created by Project Navigator ver 1.0 PROJECT S3Demo DESIGN s3demo DEVFAM spartan3 DEVFAMTIME 0 DEVICE xc3s400 DEVICETIME 1145510337 DEVPKG ft256 DEVPKGTIME 1089651388 DEVSPEED -5 D
·
www.eeworm.com/read/174849/9572124

htm app1.htm

VHDL RESOURCES
·
www.eeworm.com/read/169299/9868085

nlf top_timesim.nlf

Release 6.3i - netgen G.35 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. Reading design top.nga ... Flattening design ... Flattening design completed. Specializing design ... Spec
·
www.eeworm.com/read/169299/9868168

cmd_log testadd.cmd_log

sch2vhdl -family xc9500 -flat -suppress -w testadd.sch testadd.vhf xst -intstyle ise -ifn __projnav/testadd.xst -ofn testadd.syr
·
www.eeworm.com/read/169299/9868217

cmd_log cb8sch.cmd_log

sch2vhdl -family xc9500 -flat -suppress -w CB8SCH.sch cb8sch.vhf
·
www.eeworm.com/read/169299/9868485

nlf mdecode_timesim.nlf

Release 6.3i - netgen G.35 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. Reading design mdecode.nga ... Flattening design ... Flattening design completed. Specializing design ...
·
www.eeworm.com/read/169299/9868643

par_nlf top.par_nlf

Release 6.3i - netgen G.35 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. Reading design top.nga ... Flattening design ... Flattening design completed. Specializing design ... Spec
·
www.eeworm.com/read/169299/9868655

par_nlf mdecode.par_nlf

Release 6.3i - netgen G.35 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. Reading design mdecode.nga ... Flattening design ... Flattening design completed. Specializing design ...
·
www.eeworm.com/read/169299/9868774

cmd_log top.cmd_log

sch2vhdl -family xc9500 -flat -suppress -w top.sch top.vhf xst -intstyle ise -ifn __projnav/top.xst -ofn top.syr ngdbuild -dd _ngo -i -p xc9500 top.ngc top.ngd cpldfit -p xc9572-7-TQ100 -ofmt vhdl
·