代码搜索：VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/305029/13779716

pdf vhdl语言例程集锦.pdf

·
www.eeworm.com/read/304577/13791245

bak vhdl1.vhd.bak

library ieee; use ieee.std_logic_1164.all; entity f_adder is port(a,b,ci:in std_logic; co,so: out std_logic); end entity f_adder; architecture fd of f_adder is begin so
·
www.eeworm.com/read/304273/13797063

rar cpu-16-vhdl.rar

·
www.eeworm.com/read/303553/13812755

mdi vhdl常见错误集锦.mdi

·
www.eeworm.com/read/302780/13827690

pdf lab7_vhdl.pdf

·
www.eeworm.com/read/302603/13831449

bak vhdl1.vhd.bak

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity pll is port ( clk:in std_logic; div:out std_logic); end; architecture one of pll is signal i:std_logi
·
www.eeworm.com/read/301795/13848414

doc readme_beh_vhdl.doc

·
www.eeworm.com/read/301035/13868331

rpt dds_vhdl.map.rpt

Analysis & Synthesis report for dds_vhdl Sat Sep 10 08:44:39 2005 Version 4.1 Build 181 06/29/2004 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Lega
·
www.eeworm.com/read/301035/13868340

eqn dds_vhdl.fit.eqn

--SB1_q_a[9] is SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|q_a[9] at M4K_X13_Y12 --RAM Block Operation Mode: True Dual-Port --Port A Depth:
·
www.eeworm.com/read/301035/13868360

rpt dds_vhdl.sim.rpt

Simulator report for dds_vhdl Thu Sep 08 13:41:32 2005 Version 4.1 Build 181 06/29/2004 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notice
·