代码搜索:VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
www.eeworm.com/read/195920/8122957

hier_info dds_vhdl.hier_info

|DDS_VHDL CLK => sin_rom:u6.inclock CLK => reg10b:u5.Load CLK => sin_rom:u3.inclock CLK => reg32b:u2.Load CLK => CLK_DA.DATAIN CLK_DA adder32b:u1.A[20
www.eeworm.com/read/195920/8122980

rpt dds_vhdl.asm.rpt

Assembler report for dds_vhdl Wed Dec 14 16:07:30 2005 Version 4.1 Build 181 06/29/2004 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notice
www.eeworm.com/read/195920/8122983

summary dds_vhdl.fit.summary

Flow Status : Successful - Wed Dec 14 16:07:26 2005 Quartus II Version : 4.1 Build 181 06/29/2004 SJ Full Version Revision Name : dds_vhdl Top-level Entity Name : DDS_VHDL Family : Cyclone Device
www.eeworm.com/read/195920/8122987

rpt dds_vhdl.flow.rpt

Flow report for dds_vhdl Wed Dec 14 16:07:34 2005 Version 4.1 Build 181 06/29/2004 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notice 2. F
www.eeworm.com/read/195920/8122999

eqn dds_vhdl.map.eqn

--RB1_q_a[9] is sin_rom:u3|altsyncram:altsyncram_component|altsyncram_m9t:auto_generated|altsyncram_t5b2:altsyncram1|q_a[9] --RAM Block Operation Mode: True Dual-Port --Port A Depth: 1024, Port A Wi
www.eeworm.com/read/247388/12661954

zip sdr-sdram-vhdl.zip

www.eeworm.com/read/146230/12662909

txt 流水灯vhdl程序.txt

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity line is port( clk:in std_logic; clk1:in std_logic; rst:in std_logic; start_flag:in st
www.eeworm.com/read/142631/12935101

mht 问“vhdl”的问题.mht

From: Subject: =?gb2312?B?tbG1scLbzLMgLSA6OrzGy+O7+ry8yvU6OiAtILHgs8zM7LXYIC0g?= =?gb2312?B?zsqhsFZIREyhsbXEzsrM4qOho6EgLSBwb3dlcmVkIGJ5IHh0aGFua3M=?= Date: Sa