代码搜索结果

找到约 10,000 项符合 State Machine 的代码

jtdkz.smp_dump.txt

State Machine - |jtdkz|ztj:u1|state Name state.d state.c state.b state.a state.a 0 0 0 0 state.b 0 0 1 1 state.c 0 1 0 1 state.d 1 0 0 1

sample.smp_dump.txt

<mark>State</mark> <mark>Machine</mark> - |sample|current_<mark>state</mark> Name current_<mark>state</mark>.<mark>state</mark>1 current_<mark>state</mark>.<mark>state</mark>2 current_<mark>state</mark>.<mark>state</mark>3 current_<mark>state</mark>.<mark>state</mark>0 current_<mark>state</mark>.<mark>state</mark>4 current_<mark>state</mark>.<mark>state</mark>0 0 0 0 0 0 current_<mark>state</ma ...

sample.smp_dump.txt

<mark>State</mark> <mark>Machine</mark> - |sample|current_<mark>state</mark> Name current_<mark>state</mark>.<mark>state</mark>1 current_<mark>state</mark>.<mark>state</mark>2 current_<mark>state</mark>.<mark>state</mark>3 current_<mark>state</mark>.<mark>state</mark>0 current_<mark>state</mark>.<mark>state</mark>4 current_<mark>state</mark>.<mark>state</mark>0 0 0 0 0 0 current_<mark>state</ma ...

zhuangtaiji.smp_dump.txt

State Machine - |zhuangtaiji|State Name State.s4 State.s3 State.s2 State.s1 State.s0 State.s0 0 0 0 0 0 State.s1 0 0 0 1 1 State.s2 0 0 1 0 1 State.s3 0 1 0 0 1 State.s4 1 0 0 0 1

readme

This directory contains the examples in the appendix of the "HDL compiler for Verilog" and "VHDL Compiler Reference Manual" These examples can be used to check the operation of the Design compiler or

bj.smp_dump.txt

State Machine - |bj|cur_state Name cur_state.s3 cur_state.s2 cur_state.s1 cur_state.s0 cur_state.s0 0 0 0 0 cur_state.s1 0 0 1 1 cur_state.s2 0 1 0 1 cur_state.s3 1 0 0 1

statemachine1.smp_dump.txt

State Machine - |statemachine1|current_state Name current_state.s3 current_state.s2 current_state.s1 current_state.s0 current_state.s0 0 0 0 0 current_state.s1 0 0 1 1 current_state.s2 0 1 0

statemachine2.smp_dump.txt

State Machine - |statemachine2|current_state Name current_state.s3 current_state.s2 current_state.s1 current_state.s0 current_state.s0 0 0 0 0 current_state.s1 0 0 1 1 current_state.s2 0 1 0

statemachine3.smp_dump.txt

State Machine - |statemachine3|current_state Name current_state.s3 current_state.s2 current_state.s1 current_state.s0 current_state.s0 0 0 0 0 current_state.s1 0 0 1 1 current_state.s2 0 1 0