代码搜索：State Machine

找到约 10,000 项符合「State Machine」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/269205/4246611

srs state2.srs

# # # # Created by Synplify Verilog HDL Compiler version 3.1.0, Build 049R from Synplicity, Inc. # Copyright 1994-2004 Synplicity, Inc. , All rights reserved. # Synthesis Netlist written on Fri D
·
www.eeworm.com/read/269205/4246613

v state2.v

//2-paragraph method to describe FSM //Describe sequential state transition in 1 sequential always block //State transition conditions in the other combinational always block //Package state output
·
www.eeworm.com/read/269205/4246614

prj state2.prj

#-- Synplicity, Inc. #-- Version Synplify Pro 8.1 #-- Project file C:\prj\Example-6-1\FSM\state2\state2.prj #-- Written on Fri Dec 16 18:27:33 2005 #add_file options add_file -verilog "state2
·
www.eeworm.com/read/269205/4246615

prj state1.prj

#-- Synplicity, Inc. #-- Version Synplify Pro 8.1 #-- Project file C:\prj\FSM_abc\state1\state1.prj #-- Written on Fri Dec 16 14:50:01 2005 #add_file options add_file -verilog "C:/prj/FSM_abc
·
www.eeworm.com/read/269205/4246616

prd state1.prd

#-- Synplicity, Inc. #-- Version Synplify Pro 8.1 #-- Project file C:\prj\FSM_abc\state1\state1.prd #-- Written on Fri Dec 16 14:50:01 2005 # ### Watch Implementation type ### # watch_impl -a
·
www.eeworm.com/read/269205/4246617

edn state1.edn

(edif state1 (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0)) (status (written (timeStamp 2005 12 16 15 1 10) (author "Synplicity, Inc.") (program
·
www.eeworm.com/read/269205/4246618

msg state1.msg

@TM:1134715757 @W: BN132 :"":0:0:0:-1|Removing instance o2_22_u, because it is equivalent to instance N_79_i @W: BN132 :"":0:0:0:-1|Removing instance o1_23_u, because it is equivalent to instance
·
www.eeworm.com/read/269205/4246619

plg state1.plg

@P: Worst Slack : -0.346 @P: state1|clk - Estimated Frequency : 433.4 MHz @P: state1|clk - Requested Frequency : 509.9 MHz @P: state1|clk - Estimated Period : 2.307 @P: state1|clk - Requested
·
www.eeworm.com/read/269205/4246622

prf state1.prf

# # Logical Preferences generated for Lucent by Synplify 8.1.0, Build 532R. # # Period Constraints FREQUENCY PORT "clk" 509.9 MHz; # Output Constraints # Input Constraints BLOCK ASYNCPATHS;
·
www.eeworm.com/read/269205/4246625

srr state1.srr

#Program: Synplify Pro 8.1 #OS: Windows_NT $ Start of Compile #Fri Dec 16 15:01:08 2005 Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May 3 2005 Copyright (C) 1994-2005, Synp
·