代码搜索:Simulate

找到约 2,241 项符合「Simulate」的源代码

代码结果 2,241
www.eeworm.com/read/331558/12821549

m pubfile.m

%% B-A Scale-Free Network Generation and Visualization % *By Mathew Neil George* %% Description and Cautions % The *SFNG* m-file is used to simulate the B-A algorithm and returns scale-free % ne
www.eeworm.com/read/327775/13062097

m cecompensation.m

%-------------- Fading compensation by CE symbol -------------- function [icompen,qcompen,h] = cecompensation (ch2,ch7,ce) %If you would like to simulate performance under CE-based compensation, ple
www.eeworm.com/read/324211/13279071

m tssf.m

%TSSF Script to simulate a digital full-state-feedback tracking system. % Such tracking systems can be be designed using the function DTS. % % INPUTS: % % phi,gamma,c ZOH equivalent plant model
www.eeworm.com/read/257009/11961178

m ac_phase_controller.m

function volts = ac_phase_controller(wt,deg) % Function to simulate the output of the positive half % cycle of an ac phase angle controller with a peak % voltage of 120 * SQRT(2) = 170 V. % wt
www.eeworm.com/read/224975/14558330

txt readme.txt

The sim folder has sample test_bench files to simulate the designs in Modelsim environment. This folder has the memory model, test bench file and required parameter file/files. Read the steps in
www.eeworm.com/read/224975/14558450

txt readme.txt

The sim folder has sample test_bench files to simulate the designs in Modelsim environment. This folder has the memory model, test bench file and required parameter file/files. Read the steps in
www.eeworm.com/read/213084/15142794

ado tb_full_adder.ado

source {C:/Xilinx8.1/data/projnav/scripts/VsimStopServer.tcl} -- Auto Generated by Project Navigator to simulate -- HDL Bencher Annotated Test Bench -- vlib work onbreak {resume} onerror {quit -
www.eeworm.com/read/213084/15142868

ado tb_c_muller_gate.ado

source {C:/Xilinx8.1/data/projnav/scripts/VsimStopServer.tcl} -- Auto Generated by Project Navigator to simulate -- HDL Bencher Annotated Test Bench -- vlib work onbreak {resume} onerror {quit -
www.eeworm.com/read/213084/15142911

ado tb_pipeline_adder.ado

source {C:/Xilinx8.1/data/projnav/scripts/VsimStopServer.tcl} -- Auto Generated by Project Navigator to simulate -- HDL Bencher Annotated Test Bench -- vlib work onbreak {resume} onerror {quit -
www.eeworm.com/read/213084/15142934

ado tb_adder_register.ado

source {C:/Xilinx8.1/data/projnav/scripts/VsimStopServer.tcl} -- Auto Generated by Project Navigator to simulate -- HDL Bencher Annotated Test Bench -- vlib work onbreak {resume} onerror {quit -