代码搜索结果

/* Verilog Model Created from SCS Schematic example_en_8bit_a.sch Aug 18, 2004 16:49 */ /* Automatically generated by hvveri version 9.6.2 Release Build2 */ `ifdef exemplar `ifdef synthesis

/* Verilog Model Created from SCS Schematic example_en_4bit.sch Aug 18, 2004 16:03 */ /* Automatically generated by hvveri version 9.6.2 Release Build2 */ `ifdef exemplar `ifdef synthesis

/* Verilog Model Created from SCS Schematic example_en_16bit_a.sch Aug 18, 2004 17:02 */ /* Automatically generated by hvveri version 9.6.2 Release Build2 */ `ifdef exemplar `ifdef synthesi

/* Verilog Model Created from SCS Schematic example_en_24bit_a.sch Aug 18, 2004 17:55 */ /* Automatically generated by hvveri version 9.6.2 Release Build2 */ `ifdef exemplar `ifdef synthesi

/* Verilog Model Created from SCS Schematic example_en_32bit_a.sch Aug 18, 2004 18:06 */ /* Automatically generated by hvveri version 9.6.2 Release Build2 */ `ifdef exemplar `ifdef synthesi

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: E:\技术资料\proteus\8051单片机\走马灯\HurricaneLamp.DSN Doc. no.: Revision: Author: Created: 0

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: E:\ZLCHEN\AVR\STUDY\M64-2UART\M64-2UART.DSN Doc. no.: Revision: Author: Created: 08/

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: C:\Documents and Settings\Administrator\桌面\微机考试实验（修改后）\单片机仿真系统.DSN Doc. no.: Revision: Author:

This zip file contains the schematics and the symbols so that the user can directly use it in his/her design. The mux16x1_4x1.sch is the schematic that implements the muxes in 5 logic cells. The m

(PCB S5335_DEV_BOARD_REV_B_092404 (description (timeStamp "2004 09 24 20 21 02") (program "CAPTURE.EXE" (Version "9.2.1.148")) (source "Original data from OrCAD/CAPTURE schematic") (titl