代码搜索结果
找到约 9,168 项符合
PCB 的代码
006.htm
coolbor工作室——PCB设计（经验文章）——印制电路板设计原则和抗干扰措施
simple.c
//////////////////////////////进程简单轮转法调度算法
////文档中有更详细的说明
#include "stdio.h"
#include
#include
# define getpcb(type) (type*)malloc(sizeof(type))
struct pcb{//进程结构体
50m_dds.rep
Protel Design System Design Rule Check
PCB File : \DOC\Draft\work\92 AD9835\50M_DDS.PcbDoc
Date : 2004-7-21
Time : 17:01:23
Violations Detected : 0
Time Elapsed : 00:00:00
50m_dds.rep
Protel Design System Design Rule Check
PCB File : \DOC\Draft\work\92 AD9835\50M_DDS.PcbDoc
Date : 2004-7-21
Time : 17:01:23
Violations Detected : 0
Time Elapsed : 00:00:00
plcore.drc
Protel Design System Design Rule Check
PCB File : \plc\PLCORE.PcbDoc
Date : 2008-3-1
Time : 21:32:52
Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations
chain1.cdf
/* Quartus II Version 6.1 Build 201 11/27/2006 SJ Full Version */
JedecChain;
FileRevision(JESD32A);
DefaultMfr(6E);
P ActionCode(Cfg)
Device PartName(EPM570T100) Path("G:/实验箱PCB/software/
routed board 1.drc
Protel Design System Design Rule Check
PCB File : \桌面\第9章实例\Routed BOARD 1.pcbdoc
Date : 2005-11-11
Time : 9:29:40
Processing Rule : Broken-Net Constraint ( (All) )
Rule Violations :0
signoise.log,1
INFO: Loaded existing Interconnect file 'F:/wenjian/第十一章/自动布线/interconn.iml'
INFO: Loaded existing Interconnect file 'D:/Cadence/SPB_16.2/share/pcb/signal/cds_interconn.iml'
INFO: Finished loading S
signoise.log,3
INFO: Loaded existing Interconnect file 'F:/wenjian/第十一章/自动布线/interconn.iml'
INFO: Loaded existing Interconnect file 'D:/Cadence/SPB_16.2/share/pcb/signal/cds_interconn.iml'
INFO: Finished loading S
signoise.log,1
INFO: Loaded existing Interconnect file 'F:/wenjian/第十一章/自动布线/interconn.iml'
INFO: Loaded existing Interconnect file 'D:/Cadence/SPB_16.2/share/pcb/signal/cds_interconn.iml'
INFO: Finished loading S