代码搜索结果

XCR3256XL-10CS280 A0,T5 A1,W10 A10,V5 A11,W5 A12,W4 A13,W3 A14,U6 A15,T6 A16,R6 A17,W7 A18,G1 A19,U5 A2,T9 A20,U4 A3,U9 A4,T8 A5,V7 A6,U7 A7,T7 A8,V6 A9,W6 CH_IN0,B1 CH_IN1,C3

Pin Freeze File: XPLAOPT Version 3.43 ; XCR3256XL-10CS280 A0 T5 A1 W10 A10 V5 A11 W5 A12 W4 A13 W3 A14 U6 A15 T6 A16 R6 A17 W7 A18 G1 A19 U5 A2 T9 A20 U4 A3 U9 A4 T8 A5 V7 A6 U7 A7

# XPLAOPT Version 3.43 # XPLAOPT -dev xcr3256xl-10cs280 -mode 1 -th 18 -fi 26 -xor n -reg -ucf # c:\dad'sstuff\visor\logicanalyzer\analyzer\analyzer.ucf -it blif -i analyzer.bl3 -ot blif -o

[command] -dev XCR3256XL-10CS280 -mode 1 -th 18 -fi 26 -xor n -reg -ucf C:\Dad'sStuff\Visor\LogicAnalyzer\Analyzer\Analyzer.ucf

"XPLAOPT Version 3.43 "Device Name: XCR3256XL-10CS280 "Created on: Aug 13 22:40:28 2001 MODULE LogicAnalyzer "******** 1 Clock/Input Pin(s) ********************************************* SYS_

XCR3256XL-10CS280 A0,T5 A1,W10 A10,V5 A11,W5 A12,W4 A13,W3 A14,U6 A15,T6 A16,R6 A17,W7 A18,G1 A19,U5 A2,T9 A20,U4 A3,U9 A4,T8 A5,V7 A6,U7 A7,T7 A8,V6 A9,W6 CH_IN0,B1 CH_IN1,C3

pin2ucf Report File Copyright (c) 1995-2000 Xilinx, Inc. All rights reserved. Created : Mon Jul 02 19:02:35 2001 Constraint Conflicts Information ================================ Thi

00001100000000111110111111111111111111111111111111111111111111011111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111