代码搜索:FSM

找到约 3,748 项符合「FSM」的源代码

代码结果 3,748
www.eeworm.com/read/159869/10606129

v fsm.v

module FSM(clk,clr,out,start,step2,step3); input clk,clr,start,step2,step3; output[2:0] out; reg[2:0] out; reg[1:0] state,next_state; parameter state0=2'b00,state1=2'b01, state2=2'b11,sta
www.eeworm.com/read/159552/10640498

v fsm.v

module FSM(clk,clr,out,start,step2,step3); input clk,clr,start,step2,step3; output[2:0] out; reg[2:0] out; reg[1:0] state,next_state; parameter state0=2'b00,state1=2'b01, state2=2'b11,sta
www.eeworm.com/read/422113/10663078

v fsm.v

// // Verilog Module dwt2_lib.fsm.arch_name // // Created: // by - VLSI4.UNKNOWN (VLSI04) // at - 16:00:47 03/21/2008 // // using Mentor Graphics HDL Designer(TM) 2004.1b (Build 12)
www.eeworm.com/read/271074/11009514

vhd fsm.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.Constants.all; entity FSM is port (reset, clk : in std_logic; strobe : out std_logic; sample : out std_logic;
www.eeworm.com/read/407834/6919878

h fsm.h

/***************************************************************************** * fsm.h - Network Control Protocol Finite State Machine header file. * * Copyright (c) 2003 by Marc Boucher, Services Inf
www.eeworm.com/read/407834/6919902

c fsm.c

/***************************************************************************** * fsm.c - Network Control Protocol Finite State Machine program file. * * Copyright (c) 2003 by Marc Boucher, Services In
www.eeworm.com/read/464933/7063104

vhd fsm.vhd

--10110 ENTITY fsm IS PORT( clock, x : IN BIT; z : OUT BIT); END fsm; ------------------------------------------------- ARCHITECTURE using_wait OF fsm IS TYPE state_type IS (s0, s1, s2,
www.eeworm.com/read/400482/7103391

v fsm.v

module FSM(clk,clr,out,start,step2,step3); input clk,clr,start,step2,step3; output[2:0] out; reg[2:0] out; reg[1:0] state,next_state; parameter state0=2'b00,state1=2'b01, state2=2'b11,sta
www.eeworm.com/read/456603/7343908

v fsm.v

module FSM(clk,clr,out,start,step2,step3); input clk,clr,start,step2,step3; output[2:0] out; reg[2:0] out; reg[1:0] state,next_state; parameter state0=2'b00,state1=2'b01, state2=2'b11,sta
www.eeworm.com/read/453468/7419134

cpp fsm.cpp

#include "stdafx.h" #include "AITypes.h" #include "FSM.h" #include #include "WanderState.h" #include "IdleState.h" #include "TrackState.h" #include "AttackState.h" #include "DeadSta