代码搜索结果

-- MAX+plus II VHDL Example -- Conversion Function -- Copyright (c) 1994 Altera Corporation -- download from: www.pld.com.cn & www.fpga.com.cn LIBRARY ieee; USE ieee.std_logic_1164.all; USE i

-- n-Bit Synchronous Counter -- dowload from: www.fpga.com.cn & www.pld.com.cn LIBRARY ieee; USE ieee.Std_logic_1164.ALL; USE ieee.Std_logic_unsigned.ALL; ENTITY cntrnbit IS GENERIC(

-- Multiplexer 16-to-4 using if-then-elsif-else Statement -- download from www.pld.com.cn & www.fpga.com.cn library ieee; use ieee.std_logic_1164.all; entity mux is port( a, b, c, d:

VHDL:Tri-State Buses download from: http://www.fpga.com.cn prebus.vhd LIBRARY IEEE; USE ieee.std_logic_1164.ALL; ENTITY prebus IS PORT( my_in : IN STD_LOGIC_VECTOR(7 D

-- MAX+plus II VHDL Example -- Conversion Function -- Copyright (c) 1994 Altera Corporation -- download from: www.pld.com.cn & www.fpga.com.cn LIBRARY ieee; USE ieee.std_logic_1164.all; USE i

// E:\FPGA\CLKGEN // Verilog Annotation Test Bench created by // HDL Bencher 6.1i // Thu Apr 05 11:33:31 2007 `timescale 1ns/1ns module wave; UUT ( ); integer TX_FILE; integer TX

setMode -bs setMode -bs setCable -port auto Identify identifyMPM assignFile -p 2 -file "E:/linpingping/ATCA_converge_board/DAC/LVDS_DDR_List_FPGA2/ddr_tx_test.bit" Program -p 2 Identify id

#ChipScope Core Inserter Project File Version 3.0 #Wed Aug 16 16:18:50 MDT 2006 Project.device.designInputFile=C\:\\XUP\\Markets\\PLDs\\Workshops\\courses\\v82_fpga_flow\\xupv2pro\\labsolutions\\ver

#ChipScope Core Inserter Project File Version 3.0 #Wed Aug 16 16:31:26 MDT 2006 Project.device.designInputFile=C\:\\XUP\\Markets\\PLDs\\Workshops\\courses\\v82_fpga_flow\\xupv2pro\\labsolutions\\vhd

xst -intstyle ise -ifn __projnav/comparator.xst -ofn comparator.syr ngdbuild -intstyle ise -dd f:\trainsilicon\fpgaschool\testcade\fpga40xc200\basic1\examples\comparator\ise\comparator/_ngo -i -p xc