代码搜索结果

找到约 10,000 项符合 FPGA 的代码

encode_3_msb.vhd

-- -- Module: ENCODE_3_MSB -- Design: CAM_Top -- VHDL code: RTL / Combinatorial -- -- Synthesis Synopsys FPGA Express ver. 3.2 -- Use of "pragma synthesis_off/on" and attributes -- -- Desc

encode_1_msb.vhd

-- -- Module: ENCODE_1_MSB -- Design: CAM_Top -- VHDL code: RTL / Combinatorial -- -- Synthesis Synopsys FPGA Express ver. 3.2 -- Use of "pragma synthesis_off/on" and attributes -- -- Desc

encode_2_msb.vhd

-- -- Module: ENCODE_2_MSB -- Design: CAM_Top -- VHDL code: RTL / Combinatorial -- -- Synthesis Synopsys FPGA Express ver. 3.2 -- Use of "pragma synthesis_off/on" and attributes -- -- Desc

encode_4_msb.vhd

-- -- Module: ENCODE_4_MSB -- Design: CAM_Top -- VHDL code: RTL / Combinatorial -- -- Synthesis Synopsys FPGA Express ver. 3.2 -- Use of "pragma synthesis_off/on" and attributes -- -- Desc

readme_430.txt

This archive contains VPR, an FPGA placement and routing tool, and T-VPack, a program to pack LUTs and flip flops into coarser grained logic blocks and convert a netlist from blif format to VPR's .net

automake.log

Started process "Synthesize". Error running Program: License checkout: synplifypro Starting: d:\Program Files\Synplicity\fpga_81\bin\mbin\synplify.exe Install: d:\Program Files\Synplicity\

lab3.edf

(edif lab3 (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0) ) (status (written (timeStamp 1999 7 9 1 52 40) (program "FPGA Compiler II" (version

flowled.v

/*** FPGA开发入门程序---流水灯 ***/ /*** 20080720, by RY *************/ module flowled(led,clk); //模块名flow output[7:0] led; //定义8个LED输出口 input clk; //

.project

FPGA_Driver org.eclipse.cdt.make.core.mak

.project

FPGA_Driver org.eclipse.cdt.make.core.mak