代码搜索结果

F:/EdaOk/project/PeriphDIY/uart/fpga/V0p10/src/rxd.v {2 {vlog -work work -vopt F:/EdaOk/project/PeriphDIY/uart/fpga/V0p10/src/rxd.v Model Technology ModelSim SE vlog 6.2b Compiler 2006.07 Jul 31 2006

F:/EdaOk/project/PeriphDIY/uart/fpga/V0p10/src/rxd.v {2 {vlog -work work -vopt F:/EdaOk/project/PeriphDIY/uart/fpga/V0p10/src/rxd.v Model Technology ModelSim SE vlog 6.2b Compiler 2006.07 Jul 31 2006

CommandLine E:\FPGA\Xilinx\10.1\ISE\bin\nt\unwrapped\map.exe -ise E:/linpingping/ATCA_converge_board/LVDS_Serdes_list_FPGA1/xapp860.ise -intstyle ise -p xc5vfx130t-ff1738-1 -w -logic_opt off -ol high

CommandLine E:\FPGA\Xilinx\10.1\ISE\bin\nt\unwrapped\map.exe -ise E:/linpingping/ATCA_converge_board/DAC/LVDS_DDR_List_FPGA2/DDR_TX_TEST.ise -intstyle ise -p xc5vfx130t-ff1738-1 -w -logic_opt off -ol

CommandLine E:\FPGA\Xilinx\10.1\ISE\bin\nt\unwrapped\par.exe -ise E:/linpingping/ATCA_converge_board/DAC/LVDS_DDR_List_FPGA2/DDR_TX_TEST.ise -w -intstyle ise -ol std -t 1 DDR_TX_TEST_map.ncd DDR_TX_TE

m255 13 cModel Technology dE:\farsight_fpga_course\code\high\onchip ram\quartus\simulation\modelsim va_graycounter I^2Zf5mVNijM7az`Un[kL=0 VMk:N^O83OA1@aDzHMfGYh3 w1131032666 FE:/farsight_fpga_course/

m255 13 cModel Technology dE:\farsight_fpga_course\code\high\onchip ram\quartus\simulation\modelsim va_graycounter I^2Zf5mVNijM7az`Un[kL=0 VMk:N^O83OA1@aDzHMfGYh3 dE:\farsight_fpga_course\code\high\on

vendor_name = ModelSim source_file = 1, E:/farsight_fpga_course/code/high/onchip ram/test1/RAM_36.v source_file = 1, E:/farsight_fpga_course/code/high/onchip ram/test1/ram_control.v source_file = 1

Release 6.2i - ngdbuild G.28 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. Command Line: ngdbuild -intstyle ise -dd e:\lqj\sram+fpga+usb\дsram\usb-ram\fpga/_ngo -uc ucf.ucf -p xc3s400-p

|mcu_sram_test adstart mcu_fpga_control:inst8.clk clk => sram_control:inst4.clk clk => osc:inst2.clk clk => mfreq:freq8.clk_in wr => mcu_fpga_control:inst8.