代码搜索结果

ispEXPERT Compiler Release 8.4.06.39, Nov 9 2000 13:09:01 Copyright (C) 1994-2000 by Lattice Semiconductor Corporation. All Rights Reserved. Design Process Management Renaming existing l

Setup and Hold Report: --------------------- Design Name: PB Part Name: ispLSI1032E-70LJ84 43006 WARNING: No chip input pins drive data input and clock input of any register

%-------------------------------------------------------------------------- % exa060605_remez.m, for example 6.6.5; % to test remez and to design bandpass FIR filter; %---------------------------

Info: ******************************************************************* Info: Running Quartus II Fitter Info: Version 7.0 Build 33 02/05/2007 SJ Full Version Info: Processing started: Fri

License problem License problem

License problem License problem

Release 6.3i Map G.35 Xilinx Mapping Report File for Design 'adder4' Design Information ------------------ Command Line : D:/Xilinx/bin/nt/map.exe -intstyle ise -p xc2s15-cs144-6 -cm area -pr b -k

File/Directory Description ============================================================================= \doc DDR SDRAM reference design documentation \model Contains the verilog SDRAM m

Release 6.2i Map G.28 Xilinx Mapping Report File for Design 'digclk' Design Information ------------------ Command Line : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc2s50-tq144-6 -cm area -pr b -k

Analysis & Synthesis report for clock Tue May 01 18:52:04 2007 Version 6.0 Build 178 04/27/2006 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal N