代码搜索结果

SignalCompiler report D:\my_eda3\DDS\dds_DspBuilder_Report.html SignalCompiler report Use the right-click mouse button to navigu

This demo shows how to use images from the Image Library component. The TDGCImageLib component is assigned at design time by setting the TDGCScreen property ImageLibrary.

%-------------------------------------------------------------------------- % exa060605_remez.m, for example 6.6.5; % to test remez and to design bandpass FIR filter; %---------------------------

File/Directory Description ============================================================================= \doc DDR SDRAM reference design documentation \model Contains the verilog SDRAM m

Release 7.1.04i Map H.42 Xilinx Mapping Report File for Design 'VSP2232' Design Information ------------------ Command Line : D:/Xilinx/bin/nt/map.exe -ise d:\test\icx229al\ICX229AL.ise -intstyle

Project Navigator Auto-Make Log File ------------------------------------- JHDPARSE - VHDL/Verilog Parser. ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc. All rights reserved. Scanning C:/Xil

{**************************************************************************} { TAdvSmoothPanel DESIGN TIME EDITOR } { for Delphi & C++Builder

{**************************************************************************} { TADVSTRINGGRID DESIGN TIME EDITOR } { for Delphi & C++Builder

{**************************************************************************} { TAdvSmoothLabelGDIPicture design editor } { for Delphi & C++Builder

This is a list of open problems. This mainly lists known missing pieces and design flaws. 1. Testing!!! 2. Better demo program