代码搜索:时钟提取

找到约 10,000 项符合「时钟提取」的源代码

代码结果 10,000
www.eeworm.com/read/186359/8939612

bak record_uv2.bak

### uVision2 Project, (C) Keil Software ### Do not modify ! Target (Target 1), 0x0000 // Tools: 'MCS-51' Group (Source Group 1) File 1,2, File 1,2,
www.eeworm.com/read/186359/8939675

uv2 record.uv2

### uVision2 Project, (C) Keil Software ### Do not modify ! Target (Target 1), 0x0000 // Tools: 'MCS-51' Group (Source Group 1) File 1,2, File 1,2,
www.eeworm.com/read/186097/8960037

c p89c668.c

/*********************************************************************************** Philips P89C668芯片特殊功能控制程序 P89C668.C MCU 型号: Philips P89C668 时钟频率: 11.0592 MHz 接口方式: I2C 100KHz,UART 9600
www.eeworm.com/read/426986/8987871

vhd module.vhd

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY module IS PORT(d : IN STD_LOGIC_VECTOR(7 DOWNTO 0); --来自0809转换好的8位数据 CLK : IN STD_LOGIC; --状态机工作时钟 rdy : IN STD_LOGIC;
www.eeworm.com/read/185150/9055008

cpp 4_1.cpp

//4_1.cpp #include using namespace std; class Clock //时钟类的声明 { public: //外部接口,公有成员函数 void SetTime(int NewH=0, int NewM=0, int NewS=0); void ShowTime(); private: //私有数据成员 int H
www.eeworm.com/read/282462/9092601

vhd minsecondb.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity MINSECONDb is port(clk,clrm,stop:in std_logic;----时钟/清零信号 secm1,secm0:out std_logic_vector(3 downto 0);----
www.eeworm.com/read/184471/9099732

c lcdclock.c

/***************************************************************** 20*4LCD液晶屏与DS12c887时钟芯片电子钟v1.10 广州机务段韶关监控所检修组雪狼湖研发 2006/12/19 09:25修改 ***********************************************************
www.eeworm.com/read/281861/9128717

vhd counter10_updown.vhd

Library IEEE ; USE IEEE.STD_LOGIC_1164.all; ENTITY counter10_updown IS PORT(clr,ena,clk : IN STD_LOGIC; --clr计数器清零,en计数使能,clk时钟 up_down : IN STD_LOGIC; --计数方向 load
www.eeworm.com/read/281861/9128727

vhd counter10.vhd

Library IEEE ; USE IEEE.STD_LOGIC_1164.all; ENTITY counter10 IS PORT(clr,ena,clk : IN STD_LOGIC; --clr计数器清零,en计数使能,clk时钟 q : BUFFER INTEGER RANGE 0 TO 9;--计数器输出 cout
www.eeworm.com/read/378897/9213873

m my_rayleigh.m

function RayleighChannel = my_rayleigh(f_max,SymbolNum,snr, signalpower) % f_max = 50; % 最大多普勒频偏 % SymbolNum =1; % snr =20; fband = 20*10^6; % 基带频率20MHz T_s = 1/fband; % 基带采样时钟周