搜索结果

找到约 5,688 项符合 system verilog 的查询结果

单片机开发 Based on 80C196MC One-chip Computer Frequency Conversion Rapid System of Accent Design Program Listi

Based on 80C196MC One-chip Computer Frequency Conversion Rapid System of Accent Design Program Listing
https://www.eeworm.com/dl/648/162924.html
下载: 124
查看: 1091

VHDL/FPGA/Verilog 使用Verilog语言编写的数字钟程序.有慢校时,快校时,闹钟等功能.

使用Verilog语言编写的数字钟程序.有慢校时,快校时,闹钟等功能.
https://www.eeworm.com/dl/663/163110.html
下载: 186
查看: 1105

VHDL/FPGA/Verilog 此文件采用了verilog语言在cpld中怎样实现波形发生器

此文件采用了verilog语言在cpld中怎样实现波形发生器,及其验证程序
https://www.eeworm.com/dl/663/163129.html
下载: 195
查看: 1079

VHDL/FPGA/Verilog Arm9指令Cache缓存模块的verilog代码

Arm9指令Cache缓存模块的verilog代码,对一些做ARM硬件开发的朋友有参考价值。
https://www.eeworm.com/dl/663/163265.html
下载: 181
查看: 1179

VHDL/FPGA/Verilog 此代码是用Verilog实现的以太网接口,在此基础上做修改,可以作为一般的以太网接口程序开发.

此代码是用Verilog实现的以太网接口,在此基础上做修改,可以作为一般的以太网接口程序开发.
https://www.eeworm.com/dl/663/163509.html
下载: 193
查看: 1077

Linux/Unix编程 Micro In-System Programmer Brief Installation Notes Enter the src directory. If uisp does not

Micro In-System Programmer Brief Installation Notes Enter the src directory. If uisp does not compile successfully, add switch -DNO_DIRECT_IO in the Makefile to remove support for direct I/O port access (that may be necessary on non-PC architectures). Parallel port access should still work if you ...
https://www.eeworm.com/dl/619/163588.html
下载: 46
查看: 1085

其他嵌入式/单片机内容 用verilog语言编写的全数字锁相环的源代码,基于fpga平台

用verilog语言编写的全数字锁相环的源代码,基于fpga平台
https://www.eeworm.com/dl/687/163816.html
下载: 133
查看: 1148

VHDL/FPGA/Verilog 采用verilog设计

采用verilog设计,参考了《数字电子技术》教材,刚刚完成,与大家分享!
https://www.eeworm.com/dl/663/163842.html
下载: 201
查看: 1038

数据结构 This is a program that I did several days ago.It is about Airport Ticket Sale System.You can use it

This is a program that I did several days ago.It is about Airport Ticket Sale System.You can use it as an example.
https://www.eeworm.com/dl/654/164152.html
下载: 106
查看: 1069

VHDL/FPGA/Verilog 键盘鼠标的原代码,用FPGA实现,使用Verilog HDL编写,已经使用FPGA验正过了,完全可以用

键盘鼠标的原代码,用FPGA实现,使用Verilog HDL编写,已经使用FPGA验正过了,完全可以用
https://www.eeworm.com/dl/663/164156.html
下载: 26
查看: 1061