搜索结果
找到约 85 项符合
registers 的查询结果
按分类筛选
VHDL/FPGA/Verilog I2C Slave module The module contains N accessable Registers when in read Process, all Registers a
I2C Slave module
The module contains N accessable Registers
when in read Process, all Registers are read at a time
when in write Process, only the addressed register are Writeable.
软件设计/软件工程 st7109的datasheet,all hardware and registers is in
st7109的datasheet,all hardware and registers is in
Linux/Unix编程 The PCI Utilities package contains a library for portable access to PCI bus configuration registers
The PCI Utilities package contains a library for portable access to PCI bus
configuration registers and several utilities based on this library.
In runs on the following systems:
Linux (via /sys/bus/pci, /proc/bus/pci or i386 ports)
FreeBSD (via /dev/pci)
NetBSD (via libpci)
OpenBSD (via / ...
VHDL/FPGA/Verilog this is ram both asynchronous and synchronous reset signals which is basic for any registers and bas
this is ram both asynchronous and synchronous reset signals which is basic for any registers and basic memory element
单片机开发 MSP430f2013 ADC, LCD drivers using 74168 shift registers
MSP430f2013 ADC, LCD drivers using 74168 shift registers
其他行业 PCI-Express Lane Test Utility. Validates negotiated lane capability registers, returns error codes,
PCI-Express Lane Test Utility. Validates negotiated lane capability registers, returns error codes, supports multiple vendor/device ID s
微处理器开发 MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers Description: Demonstrate
MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers
Description: Demonstrate USART0 in two-way SPI mode. Data are read from
an HC165, and same data written back to the HC164.
ACLK = n/a MCLK = SMCLK = default DCO = UCLK0 = DCO/2
* USART0 control bits are in different SFR s from ...
VHDL/FPGA/Verilog 一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard mem
一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench
VHDL/FPGA/Verilog vhdl程序源代码
vhdl程序源代码，包括Combinational Logic
Counters
Shift Registers
Memory
State Machines
Registers
Systems
ADC and DAC
Arithmetic等
单片机开发 Device pins that are not connected to a specific peripheral function are controlled by the GPIO reg
Device pins that are not connected to a specific peripheral function are controlled by the
GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate
registers allow setting or clearing any number of outputs simu
中文