搜索结果

找到约 557 项符合 end-users 的查询结果

书籍 Auto-Machine-Learning-Methods-Systems-Challenges

The past decade has seen an explosion of machine learning research and appli- cations; especially, deep learning methods have enabled key advances in many applicationdomains,suchas computervision,speechprocessing,andgameplaying. However, the performance of many machine learning methods is very sensi ...
https://www.eeworm.com/dl/522489.html
下载: 1
查看: 21

书籍 Autonomous+Robots+Modeling,+Path+Planning

A kinematically redundant manipulator is a serial robotic arm that has more independently driven joints than are necessary to define the desired pose (position and orientation) of its end-effector. With this definition, any planar manipulator (a manipulator whose end-effector motion is restrained in ...
https://www.eeworm.com/dl/522491.html
下载: 1
查看: 116

书籍 Embedded_Deep_Learning_-_Algorithms

Although state of the art in many typical machine learning tasks, deep learning algorithmsareverycostly interms ofenergyconsumption,duetotheirlargeamount of required computations and huge model sizes. Because of this, deep learning applications on battery-constrained wearables have only been possibl ...
https://www.eeworm.com/dl/522502.html
下载: 1
查看: 43

技术资料 TI DC-2G采样 50-Ohm Oscilloscope Front-end Design

TI高速AD采样系统设计原理图 DC 2G
https://www.eeworm.com/dl/744890.html
下载: 6
查看: 6490

论文 1 Seismic response control using electromagnetic

This paper presents a new type of electromagnetic damper with rotating inertial mass that has been devel oped to control the vibrations of structures subjected to earthquakes. The electromagnetic inertial mass damper (EIMD) consists of a ball screw that converts axial oscillation of the rod ...
https://www.eeworm.com/dl/745173.html
查看: 27

技术资料 IEEE_Verilog_2001

The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing o ...
https://www.eeworm.com/dl/745468.html
下载: 10
查看: 9622

技术资料 FPGA片内FIFO读写测试Verilog逻辑源码Quartus工程文件+文档说明 使用 FPGA

FPGA片内FIFO读写测试Verilog逻辑源码Quartus工程文件+文档说明,使用 FPGA 内部的 FIFO 以及程序对该 FIFO 的数据读写操作。FPGA型号Cyclone4E系列中的EP4CE6F17C8,Quartus版本17.1。timescale 1ns / 1ps//////////////////////////////////////////////////////////////////////////////////module fifo_test( input c ...
https://www.eeworm.com/dl/747455.html
下载: 8
查看: 1977

技术资料 LTC2756 18位乘法串行输入电流输出数模转换器DAC模块ALTIUM原理图+PCB文件

LTC2756 18位乘法串行输入电流输出数模转换器DAC模块ALTIUM原理图+PCB文件,硬件4层板设计,大小为66mmx39mm,ALTIUM设计的工程文件,包括完整的原理图和PCB文件,可以做为你的设计参考。 原理图器件列表: Library Component Count : 14 Name                Description ------ ...
https://www.eeworm.com/dl/747790.html
下载: 4
查看: 854

技术资料 PW2606B.pdf规格书下载

The PW2606B is a front-end over voltage and over current protection device. It achieves wide inputvoltage range from 2.5VDC to 40VDC. The over voltage threshold can be programmed externally orset to internal default setting. The low resistance of integrated power path nFET switch ensures betterperfo ...
https://www.eeworm.com/dl/829508.html
下载: 4
查看: 1652

技术资料 PW2601_2.0.pdf规格书下载

The PW2601 is a charger front-end integrated circuit designed to provide protection to Li-ionbatteries from failures of charging circuitry. The device monitors the input voltage, battery voltageand the charging current to make sure all three parameters are operated in normal range. Thedevice will sw ...
https://www.eeworm.com/dl/829509.html
下载: 3
查看: 4402