搜索结果

找到约 4,703 项符合 Verilog 的查询结果

按分类筛选

显示更多分类

教程资料 使用Verilog编写的同步FIFO

使用Verilog编写的同步FIFO,可通过设置程序中的DEPTH设置FIFO的深度,FIFO_WRITE_CLOCK上升沿向FIFO中写入数据,\r\nFIFO_READ_CLOCK上升沿读取数据。本程序对FIFO上层操作简单实用。
https://www.eeworm.com/dl/fpga/doc/17784.html
下载: 131
查看: 1082

教程资料 verilog代码读写SDRAM 不带仿真

verilog 代码,读写SDRAM 不带仿真,需要自己编写测试文件
https://www.eeworm.com/dl/fpga/doc/17853.html
下载: 182
查看: 1142

教程资料 TMS3205402Verilog HDL源码

TMS3205402Verilog HDL源码
https://www.eeworm.com/dl/Protel/doc/18021.html
下载: 163
查看: 1091

教程资料 多个Verilog和vhdl程序例子

多个Verilog和vhdl程序例子,可以作为初学者参考实例,按照电路结构写出HDL代码
https://www.eeworm.com/dl/fpga/doc/18335.html
下载: 110
查看: 1098

教程资料 i2c code for the verilog

i2c code for the verilog
https://www.eeworm.com/dl/fpga/doc/18689.html
下载: 78
查看: 1192

教程资料 VERILOG HDL 实际工控项目源码

VERILOG HDL 实际工控项目源码\r\n开发工具 altera quartus2
https://www.eeworm.com/dl/fpga/doc/18752.html
下载: 114
查看: 1116

allegro Verilog Coding Style for Efficient Digital Design

  In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All the ...
https://www.eeworm.com/dl/allegro/20110.html
下载: 168
查看: 1232

Mentor Design Safe Verilog State Machine(Synplicity)

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/Mentor/21525.html
下载: 141
查看: 1186

单片机编程 Verilog HDL硬件描述语言

硬件描述语言
https://www.eeworm.com/dl/502/27758.html
下载: 154
查看: 1065

单片机编程 用Verilog实现8255芯片功能

用Verilog实现8255芯片功能
https://www.eeworm.com/dl/502/29421.html
下载: 183
查看: 1288