搜索结果

找到约 1,644 项符合 USED 的查询结果

按分类筛选

显示更多分类

VC书籍 This article shows that by using the tools available and understanding the programming system, it is

This article shows that by using the tools available and understanding the programming system, it is possible to improve programming productivity. Microsoft Foundation Classes (MFC) and other tools let the user build GUIs while working in the same development program that was used to write the rest ...
https://www.eeworm.com/dl/686/202622.html
下载: 31
查看: 1090

单片机开发 This file contains a summary of what you will find in each of the files that make up your ac_iocard

This file contains a summary of what you will find in each of the files that make up your ac_iocard application. ac_iocard.dsp This file (the project file) contains information at the project level and is used to build a single project or subproject. Other users can share the project (.dsp) file ...
https://www.eeworm.com/dl/648/316622.html
下载: 174
查看: 1089

游戏 游戏开发数据结构Data Structures for Game Programmers The Goodies Directory contains all sorts of stuff. For

游戏开发数据结构Data Structures for Game Programmers The Goodies Directory contains all sorts of stuff. For example, there are the four 3rd-Party libraries used in the book, SDL, SDL_TTF, FreeType (which SDL_TTF uses), and STLPort, which is one implementation of the Standard Template Library. Also, ...
https://www.eeworm.com/dl/625/403954.html
下载: 65
查看: 1115

其他 数据异常处理。The main source file is "dabort.s": with suitable -PreDefines or a corresponding "options-s

数据异常处理。The main source file is "dabort.s": with suitable -PreDefines or a corresponding "options-setting" file, it assembles to the data abort veneer. This is described in detail in the documentation. The "dabort.h" file contains definitions of some constants used in the data abort veneer s ...
https://www.eeworm.com/dl/534/408205.html
下载: 82
查看: 1169

DSP编程 This example sets up the PLL in x10/2 mode, divides SYSCLKOUT by six to reach a 25Mhz HSPCLK (assumi

This example sets up the PLL in x10/2 mode, divides SYSCLKOUT by six to reach a 25Mhz HSPCLK (assuming a 30Mhz XCLKIN). The clock divider in the ADC is not used so that the ADC will see the 25Mhz on the HSPCLK. Interrupts are enabled and the EVA is setup to generate a periodic ADC SOC on SEQ1. Two ...
https://www.eeworm.com/dl/516/432069.html
下载: 185
查看: 1195

数值算法/人工智能 program to solve a finite difference discretization of Helmholtz equation : (

program to solve a finite difference discretization of Helmholtz equation : (d2/dx2)u + (d2/dy2)u - alpha u = f using Jacobi iterative method. COMMENTS: OpenMP version 3: 1 PR outside the iteration loop, 4 Barriers Directives are used in this c ...
https://www.eeworm.com/dl/518/453199.html
下载: 94
查看: 1074

VHDL/FPGA/Verilog In this work an implementation of a geometric nonlinear controller for chaos synchronization in a Fi

In this work an implementation of a geometric nonlinear controller for chaos synchronization in a Field Programmable Gate Array (FPGA) is presented. The Lorenz chaotic system is used to show the implementation of chaos synchronization via nonlinear controller implemented in a Xilinx FPGA Virtex-II 2 ...
https://www.eeworm.com/dl/663/469405.html
下载: 124
查看: 1092

书籍 Propagation Channel Characterization

The investigation of the propagation channel is becoming more and more important in mod- ern wireless communication. The demand for spectral efficiency motivates exploitation of all channels that can possibly be used for communications. Nowadays, a common trend for designing physical layer algorithm ...
https://www.eeworm.com/dl/522070.html
下载: 3
查看: 86

书籍 Home+Automation+Projects

You probably have heard all about what you can do with the Raspberry Pi. This credit- card sized computer can be plugged into your TV or any HDMI monitor to replace a typical computer. This little device is used in many computer projects, DIY electronics projects and even as a learning tool for kids ...
https://www.eeworm.com/dl/522291.html
下载: 1
查看: 127

allegro Verilog编码中的非阻塞性赋值

  One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assi ...
https://www.eeworm.com/dl/allegro/20129.html
下载: 70
查看: 1212