搜索结果
找到约 415 项符合
Order 的查询结果
按分类筛选
- 全部分类
- 技术资料 (138)
- 单片机编程 (25)
- matlab例程 (22)
- 其他 (19)
- 数学计算 (16)
- 书籍 (14)
- 其他书籍 (11)
- Java编程 (10)
- DSP编程 (8)
- Linux/Unix编程 (8)
- 人工智能/神经网络 (8)
- 文章/文档 (8)
- 数值算法/人工智能 (7)
- 通讯编程文档 (7)
- 通讯/手机编程 (6)
- 可编程逻辑 (6)
- 单片机开发 (6)
- VHDL/FPGA/Verilog (6)
- VC书籍 (6)
- 模拟电子 (5)
- Java书籍 (5)
- 电源技术 (4)
- 微处理器开发 (4)
- 系统设计方案 (4)
- 学术论文 (3)
- 加密解密 (3)
- 教程资料 (3)
- 数据结构 (3)
- Delphi控件源码 (3)
- 源码 (2)
- 论文 (2)
- 无线通信 (2)
- 测试测量 (2)
- 嵌入式综合 (2)
- 电子书籍 (2)
- Internet/网络编程 (2)
- 文件格式 (2)
- 其他数据库 (2)
- SQL Server (2)
- 行业发展研究 (2)
- Jsp/Servlet (2)
- PCB相关 (1)
- 数据库系统 (1)
- 书籍源码 (1)
- 软件工程 (1)
- 传感与控制 (1)
- 工控技术 (1)
- 源码/资料 (1)
- 驱动编程 (1)
- 手机短信编程 (1)
- 编辑器/阅读器 (1)
- 编译器/解释器 (1)
- SCSI/ASPI (1)
- Applet (1)
- 金融证券系统 (1)
- 技术管理 (1)
- 嵌入式/单片机编程 (1)
- 其他行业 (1)
- Windows CE (1)
- JavaScript (1)
- 其他嵌入式/单片机内容 (1)
- 邮电通讯系统 (1)
- 3G开发 (1)
- VIP专区 (1)
matlab例程 Second and Higher-Order Statistics based Multiple-Input-Multiple-Output System Blind Identification
Second and Higher-Order Statistics based Multiple-Input-Multiple-Output System
Blind Identification Matlab Code
matlab例程 Zero-order-hold Intended for a senior-level course on the analysis and design of digital control sy
Zero-order-hold
Intended for a senior-level course on the analysis and design of digital control systems, the text is also useful for graduate students and practicing engineers who are learning state-space design techniques.
其他 USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
VHDL/FPGA/Verilog USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
VHDL/FPGA/Verilog USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
VHDL/FPGA/Verilog USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
VHDL/FPGA/Verilog USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.
数值算法/人工智能 Windowed-Burg method is made in order to improve the Clasical Burg method. Previously, I send the PB
Windowed-Burg method is made in order to improve the Clasical Burg method. Previously, I send the PBURGW.m file, but now I include also the ARBURGW.m algorithm and some NOTES-EXAMPLES to explain it and compare with the pburg.m algorithm from MATLAB.
其他 Program to simulate Rayleigh fading using a p-th order autoregressive model AR(p) according to ％ B
Program to simulate Rayleigh fading using a p-th order autoregressive model AR(p) according to
％ Baddour s work: "Autoregressive modeling for fading channel simulation"
其他书籍 The IA-32 Intel Architecture Software Developer’s Manual, Volume 1: Basic Architecture (Order Numbe
The IA-32 Intel Architecture Software Developer’s Manual, Volume 1: Basic Architecture (Order
Number 245470) is part of a three-volume set that describes the architecture and programming
environment of all IA-32 Intel Architecture processors.