搜索结果
找到约 15 项符合
FIFOs 的查询结果
VHDL/FPGA/Verilog 这个设计是使用Virtex-4实现DDR的控制器的
这个设计是使用Virtex-4实现DDR的控制器的，设计分为三个主要模块：Front-End FIFOs,DDR SDRAM Controller和Datapath Module。其中主要是DDR SDRAM Controller,当然还有测试模块。
VHDL/FPGA/Verilog Enhanced version of the Serial Peripheral Interface available on Motorola s MC68HC11 family of CPUs.
Enhanced version of the Serial Peripheral Interface available on Motorola s MC68HC11 family of CPUs.Enhancements include a wider supported operating frequency range, 4deep read and write fifos, and programmable transfer count dependent interrupt generation.
As with the SPI found in MC68HC11 processo ...
其他 The first task at hand is to set up the endpoints appropriately for this example. The following code
The first task at hand is to set up the endpoints appropriately for this example. The following code switches the CPU clock speed
to 48 MHz (since at power-on default it is 12 MHz), and sets up EP2 as a Bulk OUT endpoint, 4x buffered of size 512, and EP6
as a Bulk IN endpoint, also 4x buffered of si ...
通信网络 XAPP807-封装最小的三态以太网MAC处理引擎
The Tri-Mode Ethernet MAC (TEMAC) UltraController-II module is a minimal footprint,embedded network processing engine based on the PowerPC™ 405 (PPC405) processor coreand the TEMAC core embedded within a Virtex™-4 FX Platform FPGA. The TEMACUltraController-II module connects to an exte ...
技术资料 si4463完整DEMO板原理图PCB
SILABS新推出EZradioPRO系列RFIC:SI4463完整DEMO板的开发包下载.
里面压缩了4个文件。PCB图、原理图、DEMO代码。
PCB图、原理图、DEMO程序 ,适合长远距离的无线数据传输应用.其发射功率+20dbm,接收灵敏度-116dbm,通讯距离2000米.
SI4463-B1-FMR特点
频率范围= 119–1050 MHz
接收灵敏度 = –126 dBm
调频模式
(G)FSK and 4( ...