搜索：BIT - 虫虫下载站

汇编语言  max1293,12Bit,220Ksps,ADC驱动

max1293,12Bit,220Ksps,ADC驱动

https://www.eeworm.com/dl/644/215413.html

下载: 131

查看: 1058

编译器/解释器  Infra Red Received coding for received 8 bit address and data code

Infra Red Received coding for received 8 bit address and data code

https://www.eeworm.com/dl/628/219400.html

下载: 43

查看: 1081

Received received address coding

单片机开发  Flash 8-bit width memory Low Level Driver Code

Flash 8-bit width memory Low Level Driver Code

https://www.eeworm.com/dl/648/241052.html

下载: 190

查看: 1053

Driver memory Flash Level

书籍源码  It is a 4 bit s mul writed by VHDL language which is improved.

It is a 4 bit s mul writed by VHDL language which is improved.

https://www.eeworm.com/dl/532/255811.html

下载: 37

查看: 1076

improved language writed which

其他  驅動DR30190 IC 使用10 bit Mode

驅動DR30190 IC 使用10 bit Mode

https://www.eeworm.com/dl/534/266661.html

下载: 56

查看: 1061

30190 Mode bit DR

Windows CE 对512Bytes的数据纠正4bit

对512Bytes的数据纠正4bit，用于MLC NAND FLASH的数据校验与恢复。

https://www.eeworm.com/dl/674/278777.html

下载: 75

查看: 1037

Bytes 4bit 512 数据

DSP编程  基于TS201 32 bit Floating Point FIR filter

基于TS201 32 bit Floating Point FIR filter

https://www.eeworm.com/dl/516/372222.html

下载: 21

查看: 1115

Floating filter Point 201

其他  24bit 高精度ADC1258设计文章

24bit 高精度ADC1258设计文章

https://www.eeworm.com/dl/534/391788.html

下载: 29

查看: 1065

1258 bit ADC 24

matlab例程  SIMULINK&reg MODEL FOR SIMULATION OF A 14-BIT PIPELINE ADC

SIMULINK&reg MODEL FOR SIMULATION OF A 14-BIT PIPELINE ADC

https://www.eeworm.com/dl/665/392018.html

下载: 103

查看: 1166

SIMULATION SIMULINK PIPELINE MODEL

VHDL/FPGA/Verilog VERILOG Synchronous FIFO. 4 x 16 bit words.

VERILOG Synchronous FIFO. 4 x 16 bit words.

https://www.eeworm.com/dl/663/406291.html

下载: 199

查看: 1069

Synchronous VERILOG words FIFO

搜索结果

按分类筛选