搜索结果

找到约 1,400 项符合 ALL 的查询结果

按分类筛选

显示更多分类

中间件编程 High-speed Interface to Host EPP Parallel Port * Version: 1.0 * Last updated: 2001.12.20 * Tar

High-speed Interface to Host EPP Parallel Port * Version: 1.0 * Last updated: 2001.12.20 * Target: All AVR Devices with 12 I/O pins
https://www.eeworm.com/dl/682/279436.html
下载: 96
查看: 1068

Linux/Unix编程 Floyd-wharshall algoritm for the shortest path problem. I wrote this in C. It s easy to compile and

Floyd-wharshall algoritm for the shortest path problem. I wrote this in C. It s easy to compile and work in all *nix like systems.
https://www.eeworm.com/dl/619/426658.html
下载: 87
查看: 1065

Java编程 chat room

chat room,have both server and client.client can talk publicly or privatly sever can send message to all clients or choose one.
https://www.eeworm.com/dl/633/435379.html
下载: 142
查看: 1116

行业发展研究 this document describes in details the freeman s chain code algorithm in regards to using for featur

this document describes in details the freeman s chain code algorithm in regards to using for feature extraction in an OCR Application it also describes all the necessary phases to develop an ocr
https://www.eeworm.com/dl/692/443162.html
下载: 187
查看: 1111

Windows Mobile This is a sample c # source for windows mobile which aims at the accomplishment of device to desktop

This is a sample c # source for windows mobile which aims at the accomplishment of device to desktop communication. Its an open source and all required code with the documentation is included.
https://www.eeworm.com/dl/677/465621.html
下载: 153
查看: 1069

技术资料 使用matlab仿真雷达系统设计的经典好书,附书中全部源码

使用matlab仿真雷达系统设计的经典好书,附书中全部源码-Matlab simulation of radar system design, with all the source code
https://www.eeworm.com/dl/858111.html
下载: 4
查看: 6279

Mentor Design Safe Verilog State Machine(Synplicity)

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/Mentor/21525.html
下载: 141
查看: 1186

可编程逻辑 Design Safe Verilog State Machine(Synplicity)

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/kbcluoji/40146.html
下载: 20
查看: 1253

编译器/解释器 Exuberant Ctags is a multilanguage reimplementation of the much-underused ctags(1) program and is i

Exuberant Ctags is a multilanguage reimplementation of the much-underused ctags(1) program and is intended to be the mother of all ctags programs. It generates indexes of source code definitions which are used by a number of editors and tools. The motivation which drove the development of Exuberant ...
https://www.eeworm.com/dl/628/297260.html
下载: 24
查看: 1112

matlab例程 This chapter contains sample programs for determining capacity. The reader is advised to go through

This chapter contains sample programs for determining capacity. The reader is advised to go through the coding. The file "capacity_water.m" is for measuring the waterfilling capacity. It should be made to work with a file similar to "capacity_plot_main.m". The latter file deals with all the other c ...
https://www.eeworm.com/dl/665/337087.html
下载: 20
查看: 1119