找到约 2,470 条结果
www.eeworm.com
基于Xilinx FPGA的DDRSDRAM的Verilog控制代码
基于Xilinx FPGA的DDRSDRAM的Verilog控制代码，使用的FPGA为Virtex-4，实现对DDRSDRAM的简单控制（对一系列地址的写入和读取）。
www.eeworm.com
便携式超声系统中的Xilinx器件
There has long been a need for portable ultrasoundsystems that have good resolution at affordable costpoints. Portable systems enable healthcare providersto use ultrasound in remote locations s
www.eeworm.com
Xilinx FPGA全局时钟资源的使用方法
为了适应复杂设计的需要，Xilinx的FPGA中集成的专用时钟资源与数字延迟锁相环(DLL)的数目不断增加，最新的 Virtex II器件最多可以提供16个全局时钟输入端口和8个数字时钟管理模块(DCM
www.eeworm.com
UART 4 UART参考设计，Xilinx提供VHDL代码
UART 4 UART参考设计，Xilinx提供VHDL代码 uart_vhdl
This zip file contains the following folders:<
www.eeworm.com
便携式超声系统中的Xilinx器件
There has long been a need for portable ultrasoundsystems that have good resolution at affordable costpoints. Portable systems enable healthcare providersto use ultrasound in remote locations s
www.eeworm.com
XAPP440 - Xilinx CPLD的上电性能
Applying power to a standard logic chip, SRAM, or EPROM, usually results in output pinstracking the applied voltage as it rises. Programmable logic attempts to emulate that behavior,but physics
www.eeworm.com
Xilinx FPGA全局时钟资源的使用方法
为了适应复杂设计的需要，Xilinx的FPGA中集成的专用时钟资源与数字延迟锁相环(DLL)的数目不断增加，最新的 Virtex II器件最多可以提供16个全局时钟输入端口和8个数字时钟管理模块(DCM
www.eeworm.com
UART 4 UART参考设计，Xilinx提供VHDL代码
UART 4 UART参考设计，Xilinx提供VHDL代码 uart_vhdl
This zip file contains the following folders:<
www.eeworm.com
A Huffman implementation reference design in both VHDL and Verilog is provided by the Xilinx
A Huffman implementation reference design in both VHDL and Verilog is provided by the Xilinx
www.eeworm.com
ddr2 controller, verilog source code from xilinx
ddr2 controller, verilog source code from xilinx
www.eeworm.com
Access IDE harddisk by Xilinx FPGA Support PIO2
Access IDE harddisk by Xilinx FPGA
Support PIO2