clk_gen.v

来自「verilog代码集锦.rar」· Verilog 代码 · 共 26 行

module clk_gen(clk);
output clk;
reg clk;
`include"common.txt"
initial begin
   while($time<sim_end)
   begin
     clk=initial_clock;
     #(period/2)clk=!initial_clock;
     #(period/2);
   end
   $finish;
end
endmodule