simpsig.v

verilog 范例

// MAX+plus II Verilog Example
// Simple Assignment
// Copyright (c) 1997 Altera Corporation

module simpsig (a, b, e, c, d);

input  a, b, e;
output c, d;

    assign c = a & b;
    assign d = e;

endmodule