first.fit.smsg

verilog 初学者原代码

Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Moving registers into LUTs to improve timing and density
Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00