⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 ade.tcl

📁 这是一个8位全加器
💻 TCL
字号:
# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II: Generate Tcl File for Project
# File: ade.tcl
# Generated on: Sun Mar 08 10:14:04 2009

# Load Quartus II Tcl Project package
package require ::quartus::project

set need_to_close_project 0
set make_assignments 1

# Check that the right project is open
if {[is_project_open]} {
	if {[string compare $quartus(project) "ade"]} {
		puts "Project ade is not open"
		set make_assignments 0
	}
} else {
	# Only open if not already open
	if {[project_exists ade]} {
		project_open -revision ade ade
	} else {
		project_new -revision ade ade
	}
	set need_to_close_project 1
}

# Make assignments
if {$make_assignments} {
	set_global_assignment -name ORIGINAL_QUARTUS_VERSION 6.0
	set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:41:48  MARCH 08, 2009"
	set_global_assignment -name LAST_QUARTUS_VERSION 6.0
	set_global_assignment -name BDF_FILE "C:\\Documents and Settings\\Administrator\\桌面\\hadder\\ade.bdf"
	set_global_assignment -name VECTOR_WAVEFORM_FILE ade.vwf
	set_global_assignment -name BDF_FILE adder.bdf
	set_global_assignment -name FAMILY Stratix
	set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
	set_global_assignment -name DEVICE AUTO
	set_global_assignment -name SIMULATION_MODE TIMING
	set_global_assignment -name VECTOR_INPUT_SOURCE ade.vwf
	set_global_assignment -name BDF_FILE fadder.bdf

	# Commit assignments
	export_assignments

	# Close project
	if {$need_to_close_project} {
		project_close
	}
}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -