⭐ 欢迎来到虫虫下载站！ | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站
📤 上传资源

📄 lift.vho

📁 在QuartusII里用VHDL仿真实现电梯控制器
💻 VHO
📖 第 1 页 / 共 5 页
字号:
🔍
12345 
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[11]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[12]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[13]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[14]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt2_rtl_1|dffs[15]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|ck2~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[16]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[3]~reg0_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fdnlight[2]~reg0_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \fuplight[2]~reg0_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~218_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[2]~reg0_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight~227_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \stoplight[3]~reg0_I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[17]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[18]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_pena_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_paclr_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[19]~I_papre_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pterm0_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pterm1_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pterm2_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pterm3_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pterm4_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pterm5_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pxor_bus\ : std_logic_vector(51 DOWNTO 0);
SIGNAL \u1|cnt1_rtl_0|dffs[20]~I_pclk_bus\ : std_logic_vector(51 DOWNTO 0);
12345

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -