myclock.tan.summary

用VHDL语言实现一个能显示时、分、秒的时钟：可分别进行时和分的手动校正；12小时、24小时计时制可选

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.000 ns
From           : modify_min_hour
To             : clk_and_modify:u2|hour_l[0]
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 44.000 ns
From           : clk_and_modify:u2|hour_l[2]
To             : alarm
From Clock     : clk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 24.000 ns
From           : choose
To             : alarm
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 15.000 ns
From           : choose
To             : clk_and_modify:u2|hour_l[2]
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 8.000 ns
From           : time_form:u3|am_or_pm
To             : am_or_pm
From Clock     : clk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 24.000 ns
From           : choose
To             : alarm
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 32.26 MHz ( period = 31.000 ns )
From           : clk_and_modify:u2|hour_one[0]
To             : time_form:u3|hour_l_12[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'revert'
Slack          : N/A
Required Time  : None
Actual Time    : 76.92 MHz ( period = 13.000 ns )
From           : time_form:u3|state
To             : time_form:u3|state
From Clock     : revert
To Clock       : revert
Failed Paths   : 0

Type           : Clock Setup: 'div_choose_state'
Slack          : N/A
Required Time  : None
Actual Time    : 76.92 MHz ( period = 13.000 ns )
From           : clk_and_modify:u2|choose_state
To             : clk_and_modify:u2|choose_state
From Clock     : div_choose_state
To Clock       : div_choose_state
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : time_form:u3|hour_l_12[0]
To             : display:u4|mux_out[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 6

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 6

--------------------------------------------------------------------------------------