lcd_top.hpj

基于FPGA的LCD1602驱动

<!DOCTYPE SimulationProject SYSTEM "hdl-prj.dtd">
<SimulationProject ProductVersion="8.6c" Logfile="LCD_Top.log" AutoParseProject="1" NameOfComponentToParse="LCD_Top" Keyfile="verilog.key" Language="Verilog" DelayType="typical" AddTopLevelSignals="0" FileNamesShown="1" HideEmptyLists="1" ShowWatch="1" DumpWatch="0" InteractiveMode="1" ParametersAreWatchable="0" ClearLogBeforeCompile="1" CreateLogFileDuringSim="1" > 
  <FileList>
    <File>F:\FPGA大赛\FUSION STARTKIT (G)\实验例程\高级实验\LCD实验\Project\LCD_1602\designer\impl1\LCD_Top_ba.v</File>
  </FileList>
  <DirList>
    <Directory>F:\Libero\Libero_v8.4\WFL\</Directory>
    <Directory>F:\FPGA大赛\FUSION STARTKIT (G)\实验例程\高级实验\LCD实验\Project\LCD_1602\hdl</Directory>
  </DirList>
  <LibDirList>
    <Directory>F:\Libero\Libero_v8.4\WFL\lib\verilog\</Directory>
    <Directory>F:\Libero\LIBERO~1.4\Designer/lib/vlog/fusion.v</Directory>
  </LibDirList>
  <LibExtensionList>
    <Extension>.v</Extension>
    <Extension>.vo</Extension>
  </LibExtensionList>
</SimulationProject>