multi8x8.tan.summary

VHDL实现的8位乘法器

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.015 ns
From           : a[7]
To             : SREG8B:inst1|reg8[7]
From Clock     : --
To Clock       : start
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.822 ns
From           : REG16B:inst3|r16s[7]
To             : dtout[7]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 5.462 ns
From           : start
To             : ariend
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.439 ns
From           : b[1]
To             : REG16B:inst3|r16s[8]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 240.33 MHz ( period = 4.161 ns )
From           : SREG8B:inst1|reg8[0]
To             : REG16B:inst3|r16s[15]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'start'
Slack          : N/A
Required Time  : None
Actual Time    : 326.26 MHz ( period = 3.065 ns )
From           : SREG8B:inst1|reg8[0]
To             : REG16B:inst3|r16s[15]
From Clock     : start
To Clock       : start
Failed Paths   : 0

Type           : Clock Hold: 'start'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SREG8B:inst1|reg8[7]
To             : SREG8B:inst1|reg8[6]
From Clock     : start
To Clock       : start
Failed Paths   : 1

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : REG16B:inst3|r16s[2]
To             : REG16B:inst3|r16s[1]
From Clock     : clk
To Clock       : clk
Failed Paths   : 15

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 16

--------------------------------------------------------------------------------------